stm32f412rx.h 1.2 MB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567125681256912570125711257212573125741257512576125771257812579125801258112582125831258412585125861258712588125891259012591125921259312594125951259612597125981259912600126011260212603126041260512606126071260812609126101261112612126131261412615126161261712618126191262012621126221262312624126251262612627126281262912630126311263212633126341263512636126371263812639126401264112642126431264412645126461264712648126491265012651126521265312654126551265612657126581265912660126611266212663126641266512666126671266812669126701267112672126731267412675126761267712678126791268012681126821268312684126851268612687126881268912690126911269212693126941269512696126971269812699127001270112702127031270412705127061270712708127091271012711127121271312714127151271612717127181271912720127211272212723127241272512726127271272812729127301273112732127331273412735127361273712738127391274012741127421274312744127451274612747127481274912750127511275212753127541275512756127571275812759127601276112762127631276412765127661276712768127691277012771127721277312774127751277612777127781277912780127811278212783127841278512786127871278812789127901279112792127931279412795127961279712798127991280012801128021280312804128051280612807128081280912810128111281212813128141281512816128171281812819128201282112822128231282412825128261282712828128291283012831128321283312834128351283612837128381283912840128411284212843128441284512846128471284812849128501285112852128531285412855128561285712858128591286012861128621286312864128651286612867128681286912870128711287212873128741287512876128771287812879128801288112882128831288412885128861288712888128891289012891128921289312894128951289612897128981289912900129011290212903129041290512906129071290812909129101291112912129131291412915129161291712918129191292012921129221292312924129251292612927129281292912930129311293212933129341293512936129371293812939129401294112942129431294412945129461294712948129491295012951129521295312954129551295612957129581295912960129611296212963129641296512966129671296812969129701297112972129731297412975129761297712978129791298012981129821298312984129851298612987129881298912990129911299212993129941299512996129971299812999130001300113002130031300413005130061300713008130091301013011130121301313014130151301613017130181301913020130211302213023130241302513026130271302813029130301303113032130331303413035130361303713038130391304013041130421304313044130451304613047130481304913050130511305213053130541305513056130571305813059130601306113062130631306413065130661306713068130691307013071130721307313074130751307613077130781307913080130811308213083130841308513086130871308813089130901309113092130931309413095130961309713098130991310013101131021310313104131051310613107131081310913110131111311213113131141311513116131171311813119131201312113122131231312413125131261312713128131291313013131131321313313134131351313613137131381313913140131411314213143131441314513146131471314813149131501315113152131531315413155131561315713158131591316013161131621316313164131651316613167131681316913170131711317213173131741317513176131771317813179131801318113182131831318413185131861318713188131891319013191131921319313194131951319613197131981319913200132011320213203132041320513206132071320813209132101321113212132131321413215132161321713218132191322013221132221322313224132251322613227132281322913230132311323213233132341323513236132371323813239132401324113242132431324413245132461324713248132491325013251132521325313254132551325613257132581325913260132611326213263132641326513266132671326813269132701327113272132731327413275132761327713278132791328013281132821328313284132851328613287132881328913290132911329213293132941329513296132971329813299133001330113302133031330413305133061330713308133091331013311133121331313314133151331613317133181331913320133211332213323133241332513326133271332813329133301333113332133331333413335133361333713338133391334013341133421334313344133451334613347133481334913350133511335213353133541335513356133571335813359133601336113362133631336413365133661336713368133691337013371133721337313374133751337613377133781337913380133811338213383133841338513386133871338813389133901339113392133931339413395133961339713398133991340013401134021340313404134051340613407134081340913410134111341213413134141341513416134171341813419134201342113422134231342413425134261342713428134291343013431134321343313434134351343613437134381343913440134411344213443134441344513446134471344813449134501345113452134531345413455134561345713458134591346013461134621346313464134651346613467134681346913470134711347213473134741347513476134771347813479134801348113482134831348413485134861348713488134891349013491134921349313494134951349613497134981349913500135011350213503135041350513506135071350813509135101351113512135131351413515135161351713518135191352013521135221352313524135251352613527135281352913530135311353213533135341353513536135371353813539135401354113542135431354413545135461354713548135491355013551135521355313554135551355613557135581355913560135611356213563135641356513566135671356813569135701357113572135731357413575135761357713578135791358013581135821358313584135851358613587135881358913590135911359213593135941359513596135971359813599136001360113602136031360413605136061360713608136091361013611136121361313614136151361613617136181361913620136211362213623136241362513626136271362813629136301363113632136331363413635136361363713638136391364013641136421364313644136451364613647136481364913650136511365213653136541365513656136571365813659136601366113662136631366413665136661366713668136691367013671136721367313674136751367613677136781367913680136811368213683136841368513686136871368813689136901369113692136931369413695136961369713698136991370013701137021370313704137051370613707137081370913710137111371213713137141371513716137171371813719137201372113722137231372413725137261372713728137291373013731137321373313734137351373613737137381373913740137411374213743137441374513746137471374813749137501375113752137531375413755137561375713758137591376013761137621376313764137651376613767137681376913770137711377213773137741377513776137771377813779137801378113782137831378413785137861378713788137891379013791137921379313794137951379613797137981379913800138011380213803138041380513806138071380813809138101381113812138131381413815138161381713818138191382013821138221382313824138251382613827138281382913830138311383213833138341383513836138371383813839138401384113842138431384413845138461384713848138491385013851138521385313854138551385613857138581385913860138611386213863138641386513866138671386813869138701387113872138731387413875138761387713878138791388013881138821388313884138851388613887138881388913890138911389213893138941389513896138971389813899139001390113902139031390413905139061390713908139091391013911139121391313914139151391613917139181391913920139211392213923139241392513926139271392813929139301393113932139331393413935139361393713938139391394013941139421394313944139451394613947139481394913950139511395213953139541395513956139571395813959139601396113962139631396413965139661396713968139691397013971139721397313974139751397613977139781397913980139811398213983139841398513986139871398813989139901399113992139931399413995139961399713998139991400014001140021400314004140051400614007140081400914010140111401214013140141401514016140171401814019140201402114022140231402414025140261402714028140291403014031140321403314034140351403614037140381403914040140411404214043140441404514046140471404814049140501405114052140531405414055140561405714058140591406014061140621406314064140651406614067140681406914070140711407214073140741407514076140771407814079140801408114082140831408414085140861408714088140891409014091140921409314094140951409614097140981409914100141011410214103141041410514106141071410814109141101411114112141131411414115141161411714118141191412014121141221412314124141251412614127141281412914130141311413214133141341413514136141371413814139141401414114142141431414414145141461414714148141491415014151141521415314154141551415614157141581415914160141611416214163141641416514166141671416814169141701417114172141731417414175141761417714178141791418014181141821418314184141851418614187141881418914190141911419214193141941419514196141971419814199142001420114202142031420414205142061420714208142091421014211142121421314214142151421614217142181421914220142211422214223142241422514226142271422814229142301423114232142331423414235142361423714238142391424014241142421424314244142451424614247142481424914250142511425214253142541425514256142571425814259142601426114262142631426414265142661426714268142691427014271142721427314274142751427614277142781427914280142811428214283142841428514286142871428814289142901429114292142931429414295142961429714298142991430014301143021430314304143051430614307143081430914310143111431214313143141431514316143171431814319143201432114322143231432414325143261432714328143291433014331143321433314334143351433614337143381433914340143411434214343143441434514346143471434814349143501435114352143531435414355143561435714358143591436014361143621436314364143651436614367143681436914370143711437214373143741437514376143771437814379143801438114382143831438414385143861438714388143891439014391143921439314394143951439614397143981439914400144011440214403144041440514406144071440814409144101441114412144131441414415144161441714418144191442014421144221442314424144251442614427144281442914430144311443214433144341443514436144371443814439144401444114442144431444414445144461444714448144491445014451144521445314454144551445614457144581445914460144611446214463144641446514466144671446814469144701447114472144731447414475144761447714478144791448014481144821448314484144851448614487144881448914490144911449214493144941449514496144971449814499145001450114502145031450414505145061450714508145091451014511145121451314514
  1. /**
  2. ******************************************************************************
  3. * @file stm32f412rx.h
  4. * @author MCD Application Team
  5. * @brief CMSIS STM32F412Rx Device Peripheral Access Layer Header File.
  6. *
  7. * This file contains:
  8. * - Data structures and the address mapping for all peripherals
  9. * - peripherals registers declarations and bits definition
  10. * - Macros to access peripheral’s registers hardware
  11. *
  12. ******************************************************************************
  13. * @attention
  14. *
  15. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  16. *
  17. * Redistribution and use in source and binary forms, with or without modification,
  18. * are permitted provided that the following conditions are met:
  19. * 1. Redistributions of source code must retain the above copyright notice,
  20. * this list of conditions and the following disclaimer.
  21. * 2. Redistributions in binary form must reproduce the above copyright notice,
  22. * this list of conditions and the following disclaimer in the documentation
  23. * and/or other materials provided with the distribution.
  24. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  25. * may be used to endorse or promote products derived from this software
  26. * without specific prior written permission.
  27. *
  28. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  31. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  32. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38. *
  39. ******************************************************************************
  40. */
  41. /** @addtogroup CMSIS_Device
  42. * @{
  43. */
  44. /** @addtogroup stm32f412rx
  45. * @{
  46. */
  47. #ifndef __STM32F412Rx_H
  48. #define __STM32F412Rx_H
  49. #ifdef __cplusplus
  50. extern "C" {
  51. #endif /* __cplusplus */
  52. /** @addtogroup Configuration_section_for_CMSIS
  53. * @{
  54. */
  55. /**
  56. * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
  57. */
  58. #define __CM4_REV 0x0001U /*!< Core revision r0p1 */
  59. #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */
  60. #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */
  61. #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
  62. #define __FPU_PRESENT 1U /*!< FPU present */
  63. /**
  64. * @}
  65. */
  66. /** @addtogroup Peripheral_interrupt_number_definition
  67. * @{
  68. */
  69. /**
  70. * @brief STM32F4XX Interrupt Number Definition, according to the selected device
  71. * in @ref Library_configuration_section
  72. */
  73. typedef enum
  74. {
  75. /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
  76. NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
  77. MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
  78. BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
  79. UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
  80. SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
  81. DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
  82. PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
  83. SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
  84. /****** STM32 specific Interrupt Numbers **********************************************************************/
  85. WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
  86. PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
  87. TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
  88. RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
  89. FLASH_IRQn = 4, /*!< FLASH global Interrupt */
  90. RCC_IRQn = 5, /*!< RCC global Interrupt */
  91. EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
  92. EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
  93. EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
  94. EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
  95. EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
  96. DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
  97. DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
  98. DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
  99. DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
  100. DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
  101. DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
  102. DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
  103. ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
  104. CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
  105. CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
  106. CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
  107. CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
  108. EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
  109. TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
  110. TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
  111. TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
  112. TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
  113. TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
  114. TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
  115. TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
  116. I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
  117. I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
  118. I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
  119. I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
  120. SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
  121. SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
  122. USART1_IRQn = 37, /*!< USART1 global Interrupt */
  123. USART2_IRQn = 38, /*!< USART2 global Interrupt */
  124. USART3_IRQn = 39, /*!< USART3 global Interrupt */
  125. EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
  126. RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
  127. OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
  128. TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
  129. TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
  130. TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
  131. TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
  132. DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
  133. SDIO_IRQn = 49, /*!< SDIO global Interrupt */
  134. TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
  135. SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
  136. TIM6_IRQn = 54, /*!< TIM6 global interrupt */
  137. TIM7_IRQn = 55, /*!< TIM7 global interrupt */
  138. DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
  139. DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
  140. DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
  141. DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
  142. DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
  143. DFSDM1_FLT0_IRQn = 61, /*!< DFSDM1 Filter 0 global Interrupt */
  144. DFSDM1_FLT1_IRQn = 62, /*!< DFSDM1 Filter 1 global Interrupt */
  145. CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
  146. CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
  147. CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
  148. CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
  149. OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
  150. DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
  151. DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
  152. DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
  153. USART6_IRQn = 71, /*!< USART6 global interrupt */
  154. I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
  155. I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
  156. RNG_IRQn = 80, /*!< RNG global Interrupt */
  157. FPU_IRQn = 81, /*!< FPU global interrupt */
  158. SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
  159. SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
  160. QUADSPI_IRQn = 92, /*!< QuadSPI global Interrupt */
  161. FMPI2C1_EV_IRQn = 95, /*!< FMPI2C1 Event Interrupt */
  162. FMPI2C1_ER_IRQn = 96 /*!< FMPI2C1 Error Interrupt */
  163. } IRQn_Type;
  164. /**
  165. * @}
  166. */
  167. #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
  168. #include "system_stm32f4xx.h"
  169. #include <stdint.h>
  170. /** @addtogroup Peripheral_registers_structures
  171. * @{
  172. */
  173. /**
  174. * @brief Analog to Digital Converter
  175. */
  176. typedef struct
  177. {
  178. __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
  179. __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
  180. __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
  181. __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
  182. __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
  183. __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
  184. __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
  185. __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
  186. __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
  187. __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
  188. __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
  189. __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
  190. __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
  191. __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
  192. __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
  193. __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
  194. __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
  195. __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
  196. __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
  197. __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
  198. } ADC_TypeDef;
  199. typedef struct
  200. {
  201. __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
  202. __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
  203. __IO uint32_t CDR; /*!< ADC common regular data register for dual
  204. AND triple modes, Address offset: ADC1 base address + 0x308 */
  205. } ADC_Common_TypeDef;
  206. /**
  207. * @brief Controller Area Network TxMailBox
  208. */
  209. typedef struct
  210. {
  211. __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
  212. __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
  213. __IO uint32_t TDLR; /*!< CAN mailbox data low register */
  214. __IO uint32_t TDHR; /*!< CAN mailbox data high register */
  215. } CAN_TxMailBox_TypeDef;
  216. /**
  217. * @brief Controller Area Network FIFOMailBox
  218. */
  219. typedef struct
  220. {
  221. __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
  222. __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
  223. __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
  224. __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
  225. } CAN_FIFOMailBox_TypeDef;
  226. /**
  227. * @brief Controller Area Network FilterRegister
  228. */
  229. typedef struct
  230. {
  231. __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
  232. __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
  233. } CAN_FilterRegister_TypeDef;
  234. /**
  235. * @brief Controller Area Network
  236. */
  237. typedef struct
  238. {
  239. __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
  240. __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
  241. __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
  242. __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
  243. __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
  244. __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
  245. __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
  246. __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
  247. uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
  248. CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
  249. CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
  250. uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
  251. __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
  252. __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
  253. uint32_t RESERVED2; /*!< Reserved, 0x208 */
  254. __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
  255. uint32_t RESERVED3; /*!< Reserved, 0x210 */
  256. __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
  257. uint32_t RESERVED4; /*!< Reserved, 0x218 */
  258. __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
  259. uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
  260. CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
  261. } CAN_TypeDef;
  262. /**
  263. * @brief CRC calculation unit
  264. */
  265. typedef struct
  266. {
  267. __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
  268. __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
  269. uint8_t RESERVED0; /*!< Reserved, 0x05 */
  270. uint16_t RESERVED1; /*!< Reserved, 0x06 */
  271. __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
  272. } CRC_TypeDef;
  273. /**
  274. * @brief DFSDM module registers
  275. */
  276. typedef struct
  277. {
  278. __IO uint32_t FLTCR1; /*!< DFSDM control register1, Address offset: 0x100 */
  279. __IO uint32_t FLTCR2; /*!< DFSDM control register2, Address offset: 0x104 */
  280. __IO uint32_t FLTISR; /*!< DFSDM interrupt and status register, Address offset: 0x108 */
  281. __IO uint32_t FLTICR; /*!< DFSDM interrupt flag clear register, Address offset: 0x10C */
  282. __IO uint32_t FLTJCHGR; /*!< DFSDM injected channel group selection register, Address offset: 0x110 */
  283. __IO uint32_t FLTFCR; /*!< DFSDM filter control register, Address offset: 0x114 */
  284. __IO uint32_t FLTJDATAR; /*!< DFSDM data register for injected group, Address offset: 0x118 */
  285. __IO uint32_t FLTRDATAR; /*!< DFSDM data register for regular group, Address offset: 0x11C */
  286. __IO uint32_t FLTAWHTR; /*!< DFSDM analog watchdog high threshold register, Address offset: 0x120 */
  287. __IO uint32_t FLTAWLTR; /*!< DFSDM analog watchdog low threshold register, Address offset: 0x124 */
  288. __IO uint32_t FLTAWSR; /*!< DFSDM analog watchdog status register Address offset: 0x128 */
  289. __IO uint32_t FLTAWCFR; /*!< DFSDM analog watchdog clear flag register Address offset: 0x12C */
  290. __IO uint32_t FLTEXMAX; /*!< DFSDM extreme detector maximum register, Address offset: 0x130 */
  291. __IO uint32_t FLTEXMIN; /*!< DFSDM extreme detector minimum register Address offset: 0x134 */
  292. __IO uint32_t FLTCNVTIMR; /*!< DFSDM conversion timer, Address offset: 0x138 */
  293. } DFSDM_Filter_TypeDef;
  294. /**
  295. * @brief DFSDM channel configuration registers
  296. */
  297. typedef struct
  298. {
  299. __IO uint32_t CHCFGR1; /*!< DFSDM channel configuration register1, Address offset: 0x00 */
  300. __IO uint32_t CHCFGR2; /*!< DFSDM channel configuration register2, Address offset: 0x04 */
  301. __IO uint32_t CHAWSCDR; /*!< DFSDM channel analog watchdog and
  302. short circuit detector register, Address offset: 0x08 */
  303. __IO uint32_t CHWDATAR; /*!< DFSDM channel watchdog filter data register, Address offset: 0x0C */
  304. __IO uint32_t CHDATINR; /*!< DFSDM channel data input register, Address offset: 0x10 */
  305. } DFSDM_Channel_TypeDef;
  306. /**
  307. * @brief Debug MCU
  308. */
  309. typedef struct
  310. {
  311. __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
  312. __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
  313. __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
  314. __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
  315. }DBGMCU_TypeDef;
  316. /**
  317. * @brief DMA Controller
  318. */
  319. typedef struct
  320. {
  321. __IO uint32_t CR; /*!< DMA stream x configuration register */
  322. __IO uint32_t NDTR; /*!< DMA stream x number of data register */
  323. __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
  324. __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
  325. __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
  326. __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
  327. } DMA_Stream_TypeDef;
  328. typedef struct
  329. {
  330. __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
  331. __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
  332. __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
  333. __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
  334. } DMA_TypeDef;
  335. /**
  336. * @brief External Interrupt/Event Controller
  337. */
  338. typedef struct
  339. {
  340. __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
  341. __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
  342. __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
  343. __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
  344. __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
  345. __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
  346. } EXTI_TypeDef;
  347. /**
  348. * @brief FLASH Registers
  349. */
  350. typedef struct
  351. {
  352. __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
  353. __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
  354. __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
  355. __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
  356. __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
  357. __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
  358. __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
  359. } FLASH_TypeDef;
  360. /**
  361. * @brief Flexible Static Memory Controller
  362. */
  363. typedef struct
  364. {
  365. __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
  366. } FSMC_Bank1_TypeDef;
  367. /**
  368. * @brief Flexible Static Memory Controller Bank1E
  369. */
  370. typedef struct
  371. {
  372. __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
  373. } FSMC_Bank1E_TypeDef;
  374. /**
  375. * @brief General Purpose I/O
  376. */
  377. typedef struct
  378. {
  379. __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
  380. __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
  381. __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
  382. __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
  383. __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
  384. __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
  385. __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
  386. __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
  387. __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
  388. } GPIO_TypeDef;
  389. /**
  390. * @brief System configuration controller
  391. */
  392. typedef struct
  393. {
  394. __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
  395. __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
  396. __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
  397. uint32_t RESERVED; /*!< Reserved, 0x18 */
  398. __IO uint32_t CFGR2; /*!< SYSCFG Configuration register2, Address offset: 0x1C */
  399. __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
  400. __IO uint32_t CFGR; /*!< SYSCFG Configuration register, Address offset: 0x24 */
  401. } SYSCFG_TypeDef;
  402. /**
  403. * @brief Inter-integrated Circuit Interface
  404. */
  405. typedef struct
  406. {
  407. __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
  408. __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
  409. __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
  410. __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
  411. __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
  412. __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
  413. __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
  414. __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
  415. __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
  416. __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
  417. } I2C_TypeDef;
  418. /**
  419. * @brief Inter-integrated Circuit Interface
  420. */
  421. typedef struct
  422. {
  423. __IO uint32_t CR1; /*!< FMPI2C Control register 1, Address offset: 0x00 */
  424. __IO uint32_t CR2; /*!< FMPI2C Control register 2, Address offset: 0x04 */
  425. __IO uint32_t OAR1; /*!< FMPI2C Own address 1 register, Address offset: 0x08 */
  426. __IO uint32_t OAR2; /*!< FMPI2C Own address 2 register, Address offset: 0x0C */
  427. __IO uint32_t TIMINGR; /*!< FMPI2C Timing register, Address offset: 0x10 */
  428. __IO uint32_t TIMEOUTR; /*!< FMPI2C Timeout register, Address offset: 0x14 */
  429. __IO uint32_t ISR; /*!< FMPI2C Interrupt and status register, Address offset: 0x18 */
  430. __IO uint32_t ICR; /*!< FMPI2C Interrupt clear register, Address offset: 0x1C */
  431. __IO uint32_t PECR; /*!< FMPI2C PEC register, Address offset: 0x20 */
  432. __IO uint32_t RXDR; /*!< FMPI2C Receive data register, Address offset: 0x24 */
  433. __IO uint32_t TXDR; /*!< FMPI2C Transmit data register, Address offset: 0x28 */
  434. } FMPI2C_TypeDef;
  435. /**
  436. * @brief Independent WATCHDOG
  437. */
  438. typedef struct
  439. {
  440. __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
  441. __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
  442. __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
  443. __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
  444. } IWDG_TypeDef;
  445. /**
  446. * @brief Power Control
  447. */
  448. typedef struct
  449. {
  450. __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
  451. __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
  452. } PWR_TypeDef;
  453. /**
  454. * @brief Reset and Clock Control
  455. */
  456. typedef struct
  457. {
  458. __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
  459. __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
  460. __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
  461. __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
  462. __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
  463. __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
  464. __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
  465. uint32_t RESERVED0; /*!< Reserved, 0x1C */
  466. __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
  467. __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
  468. uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
  469. __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
  470. __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
  471. __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
  472. uint32_t RESERVED2; /*!< Reserved, 0x3C */
  473. __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
  474. __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
  475. uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
  476. __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
  477. __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
  478. __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
  479. uint32_t RESERVED4; /*!< Reserved, 0x5C */
  480. __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
  481. __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
  482. uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
  483. __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
  484. __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
  485. uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
  486. __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
  487. __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
  488. uint32_t RESERVED7; /*!< Reserved, 0x88 */
  489. __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
  490. __IO uint32_t CKGATENR; /*!< RCC Clocks Gated ENable Register, Address offset: 0x90 */
  491. __IO uint32_t DCKCFGR2; /*!< RCC Dedicated Clocks configuration register 2, Address offset: 0x94 */
  492. } RCC_TypeDef;
  493. /**
  494. * @brief Real-Time Clock
  495. */
  496. typedef struct
  497. {
  498. __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
  499. __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
  500. __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
  501. __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
  502. __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
  503. __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
  504. __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
  505. __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
  506. __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
  507. __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
  508. __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
  509. __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
  510. __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
  511. __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
  512. __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
  513. __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
  514. __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
  515. __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
  516. __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
  517. uint32_t RESERVED7; /*!< Reserved, 0x4C */
  518. __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
  519. __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
  520. __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
  521. __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
  522. __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
  523. __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
  524. __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
  525. __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
  526. __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
  527. __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
  528. __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
  529. __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
  530. __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
  531. __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
  532. __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
  533. __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
  534. __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
  535. __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
  536. __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
  537. __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
  538. } RTC_TypeDef;
  539. /**
  540. * @brief SD host Interface
  541. */
  542. typedef struct
  543. {
  544. __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
  545. __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
  546. __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
  547. __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
  548. __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
  549. __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
  550. __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
  551. __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
  552. __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
  553. __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
  554. __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
  555. __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
  556. __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
  557. __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
  558. __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
  559. __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
  560. uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
  561. __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
  562. uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
  563. __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
  564. } SDIO_TypeDef;
  565. /**
  566. * @brief Serial Peripheral Interface
  567. */
  568. typedef struct
  569. {
  570. __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
  571. __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
  572. __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
  573. __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
  574. __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
  575. __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
  576. __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
  577. __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
  578. __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
  579. } SPI_TypeDef;
  580. /**
  581. * @brief QUAD Serial Peripheral Interface
  582. */
  583. typedef struct
  584. {
  585. __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
  586. __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
  587. __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
  588. __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
  589. __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
  590. __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
  591. __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
  592. __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
  593. __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
  594. __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
  595. __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
  596. __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
  597. __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
  598. } QUADSPI_TypeDef;
  599. /**
  600. * @brief TIM
  601. */
  602. typedef struct
  603. {
  604. __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
  605. __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
  606. __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
  607. __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
  608. __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
  609. __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
  610. __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
  611. __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
  612. __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
  613. __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
  614. __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
  615. __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
  616. __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
  617. __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
  618. __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
  619. __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
  620. __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
  621. __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
  622. __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
  623. __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
  624. __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
  625. } TIM_TypeDef;
  626. /**
  627. * @brief Universal Synchronous Asynchronous Receiver Transmitter
  628. */
  629. typedef struct
  630. {
  631. __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
  632. __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
  633. __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
  634. __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
  635. __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
  636. __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
  637. __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
  638. } USART_TypeDef;
  639. /**
  640. * @brief Window WATCHDOG
  641. */
  642. typedef struct
  643. {
  644. __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
  645. __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
  646. __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
  647. } WWDG_TypeDef;
  648. /**
  649. * @brief RNG
  650. */
  651. typedef struct
  652. {
  653. __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
  654. __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
  655. __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
  656. } RNG_TypeDef;
  657. /**
  658. * @brief USB_OTG_Core_Registers
  659. */
  660. typedef struct
  661. {
  662. __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
  663. __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
  664. __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
  665. __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
  666. __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
  667. __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
  668. __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
  669. __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
  670. __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
  671. __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
  672. __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
  673. __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
  674. uint32_t Reserved30[2]; /*!< Reserved 030h */
  675. __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
  676. __IO uint32_t CID; /*!< User ID Register 03Ch */
  677. uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
  678. __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
  679. uint32_t Reserved6; /*!< Reserved 050h */
  680. __IO uint32_t GLPMCFG; /*!< LPM Register 054h */
  681. uint32_t Reserved; /*!< Reserved 058h */
  682. __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
  683. uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
  684. __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
  685. __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
  686. } USB_OTG_GlobalTypeDef;
  687. /**
  688. * @brief USB_OTG_device_Registers
  689. */
  690. typedef struct
  691. {
  692. __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
  693. __IO uint32_t DCTL; /*!< dev Control Register 804h */
  694. __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
  695. uint32_t Reserved0C; /*!< Reserved 80Ch */
  696. __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
  697. __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
  698. __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
  699. __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
  700. uint32_t Reserved20; /*!< Reserved 820h */
  701. uint32_t Reserved9; /*!< Reserved 824h */
  702. __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
  703. __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
  704. __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
  705. __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
  706. __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
  707. __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
  708. uint32_t Reserved40; /*!< dedicated EP mask 840h */
  709. __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
  710. uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
  711. __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
  712. } USB_OTG_DeviceTypeDef;
  713. /**
  714. * @brief USB_OTG_IN_Endpoint-Specific_Register
  715. */
  716. typedef struct
  717. {
  718. __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
  719. uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
  720. __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
  721. uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
  722. __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
  723. __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
  724. __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
  725. uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
  726. } USB_OTG_INEndpointTypeDef;
  727. /**
  728. * @brief USB_OTG_OUT_Endpoint-Specific_Registers
  729. */
  730. typedef struct
  731. {
  732. __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
  733. uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
  734. __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
  735. uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
  736. __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
  737. __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
  738. uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
  739. } USB_OTG_OUTEndpointTypeDef;
  740. /**
  741. * @brief USB_OTG_Host_Mode_Register_Structures
  742. */
  743. typedef struct
  744. {
  745. __IO uint32_t HCFG; /*!< Host Configuration Register 400h */
  746. __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
  747. __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
  748. uint32_t Reserved40C; /*!< Reserved 40Ch */
  749. __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
  750. __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
  751. __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
  752. } USB_OTG_HostTypeDef;
  753. /**
  754. * @brief USB_OTG_Host_Channel_Specific_Registers
  755. */
  756. typedef struct
  757. {
  758. __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
  759. __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
  760. __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
  761. __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
  762. __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
  763. __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
  764. uint32_t Reserved[2]; /*!< Reserved */
  765. } USB_OTG_HostChannelTypeDef;
  766. /**
  767. * @}
  768. */
  769. /** @addtogroup Peripheral_memory_map
  770. * @{
  771. */
  772. #define FLASH_BASE 0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region */
  773. #define SRAM1_BASE 0x20000000UL /*!< SRAM1(256 KB) base address in the alias region */
  774. #define PERIPH_BASE 0x40000000UL /*!< Peripheral base address in the alias region */
  775. #define FSMC_R_BASE 0xA0000000UL /*!< FSMC registers base address */
  776. #define QSPI_R_BASE 0xA0001000UL /*!< QuadSPI registers base address */
  777. #define SRAM1_BB_BASE 0x22000000UL /*!< SRAM1(256 KB) base address in the bit-band region */
  778. #define PERIPH_BB_BASE 0x42000000UL /*!< Peripheral base address in the bit-band region */
  779. #define FLASH_END 0x080FFFFFUL /*!< FLASH end address */
  780. #define FLASH_OTP_BASE 0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */
  781. #define FLASH_OTP_END 0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */
  782. /* Legacy defines */
  783. #define SRAM_BASE SRAM1_BASE
  784. #define SRAM_BB_BASE SRAM1_BB_BASE
  785. /*!< Peripheral memory map */
  786. #define APB1PERIPH_BASE PERIPH_BASE
  787. #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
  788. #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
  789. #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
  790. /*!< APB1 peripherals */
  791. #define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
  792. #define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
  793. #define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
  794. #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
  795. #define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
  796. #define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
  797. #define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)
  798. #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)
  799. #define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)
  800. #define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
  801. #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
  802. #define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
  803. #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL)
  804. #define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
  805. #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
  806. #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL)
  807. #define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
  808. #define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
  809. #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
  810. #define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
  811. #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
  812. #define FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000UL)
  813. #define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
  814. #define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
  815. #define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
  816. /*!< APB2 peripherals */
  817. #define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)
  818. #define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)
  819. #define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)
  820. #define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)
  821. #define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)
  822. #define ADC1_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL)
  823. /* Legacy define */
  824. #define ADC_BASE ADC1_COMMON_BASE
  825. #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL)
  826. #define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
  827. #define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL)
  828. #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
  829. #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)
  830. #define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)
  831. #define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)
  832. #define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)
  833. #define SPI5_BASE (APB2PERIPH_BASE + 0x5000UL)
  834. #define DFSDM1_BASE (APB2PERIPH_BASE + 0x6000UL)
  835. #define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)
  836. #define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)
  837. #define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)
  838. #define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)
  839. #define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)
  840. #define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)
  841. /*!< AHB1 peripherals */
  842. #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
  843. #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
  844. #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
  845. #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
  846. #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
  847. #define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
  848. #define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)
  849. #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)
  850. #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)
  851. #define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
  852. #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
  853. #define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
  854. #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
  855. #define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
  856. #define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
  857. #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
  858. #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
  859. #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)
  860. #define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
  861. #define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
  862. #define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
  863. #define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
  864. #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
  865. #define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
  866. #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
  867. #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
  868. /*!< AHB2 peripherals */
  869. #define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)
  870. /*!< FSMC Bankx registers base address */
  871. #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL)
  872. #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL)
  873. /*!< Debug MCU registers base address */
  874. #define DBGMCU_BASE 0xE0042000UL
  875. /*!< USB registers base address */
  876. #define USB_OTG_FS_PERIPH_BASE 0x50000000UL
  877. #define USB_OTG_GLOBAL_BASE 0x000UL
  878. #define USB_OTG_DEVICE_BASE 0x800UL
  879. #define USB_OTG_IN_ENDPOINT_BASE 0x900UL
  880. #define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL
  881. #define USB_OTG_EP_REG_SIZE 0x20UL
  882. #define USB_OTG_HOST_BASE 0x400UL
  883. #define USB_OTG_HOST_PORT_BASE 0x440UL
  884. #define USB_OTG_HOST_CHANNEL_BASE 0x500UL
  885. #define USB_OTG_HOST_CHANNEL_SIZE 0x20UL
  886. #define USB_OTG_PCGCCTL_BASE 0xE00UL
  887. #define USB_OTG_FIFO_BASE 0x1000UL
  888. #define USB_OTG_FIFO_SIZE 0x1000UL
  889. #define UID_BASE 0x1FFF7A10UL /*!< Unique device ID register base address */
  890. #define FLASHSIZE_BASE 0x1FFF7A22UL /*!< FLASH Size register base address */
  891. #define PACKAGE_BASE 0x1FFF7BF0UL /*!< Package size register base address */
  892. /**
  893. * @}
  894. */
  895. /** @addtogroup Peripheral_declaration
  896. * @{
  897. */
  898. #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
  899. #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
  900. #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
  901. #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
  902. #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
  903. #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
  904. #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
  905. #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
  906. #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
  907. #define RTC ((RTC_TypeDef *) RTC_BASE)
  908. #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
  909. #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
  910. #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
  911. #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
  912. #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
  913. #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
  914. #define USART2 ((USART_TypeDef *) USART2_BASE)
  915. #define USART3 ((USART_TypeDef *) USART3_BASE)
  916. #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
  917. #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
  918. #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
  919. #define FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE)
  920. #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
  921. #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
  922. #define PWR ((PWR_TypeDef *) PWR_BASE)
  923. #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
  924. #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
  925. #define USART1 ((USART_TypeDef *) USART1_BASE)
  926. #define USART6 ((USART_TypeDef *) USART6_BASE)
  927. #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
  928. #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
  929. /* Legacy define */
  930. #define ADC ADC1_COMMON
  931. #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
  932. #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
  933. #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
  934. #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
  935. #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
  936. #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
  937. #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
  938. #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
  939. #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
  940. #define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
  941. #define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
  942. #define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
  943. #define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
  944. #define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
  945. #define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
  946. #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
  947. #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
  948. #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
  949. #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
  950. #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
  951. #define CRC ((CRC_TypeDef *) CRC_BASE)
  952. #define RCC ((RCC_TypeDef *) RCC_BASE)
  953. #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
  954. #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
  955. #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
  956. #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
  957. #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
  958. #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
  959. #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
  960. #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
  961. #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
  962. #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
  963. #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
  964. #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
  965. #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
  966. #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
  967. #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
  968. #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
  969. #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
  970. #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
  971. #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
  972. #define RNG ((RNG_TypeDef *) RNG_BASE)
  973. #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
  974. #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
  975. #define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
  976. #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
  977. #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
  978. /**
  979. * @}
  980. */
  981. /** @addtogroup Exported_constants
  982. * @{
  983. */
  984. /** @addtogroup Peripheral_Registers_Bits_Definition
  985. * @{
  986. */
  987. /******************************************************************************/
  988. /* Peripheral Registers_Bits_Definition */
  989. /******************************************************************************/
  990. /******************************************************************************/
  991. /* */
  992. /* Analog to Digital Converter */
  993. /* */
  994. /******************************************************************************/
  995. /******************** Bit definition for ADC_SR register ********************/
  996. #define ADC_SR_AWD_Pos (0U)
  997. #define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) /*!< 0x00000001 */
  998. #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */
  999. #define ADC_SR_EOC_Pos (1U)
  1000. #define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) /*!< 0x00000002 */
  1001. #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */
  1002. #define ADC_SR_JEOC_Pos (2U)
  1003. #define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) /*!< 0x00000004 */
  1004. #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */
  1005. #define ADC_SR_JSTRT_Pos (3U)
  1006. #define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
  1007. #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */
  1008. #define ADC_SR_STRT_Pos (4U)
  1009. #define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) /*!< 0x00000010 */
  1010. #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */
  1011. #define ADC_SR_OVR_Pos (5U)
  1012. #define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) /*!< 0x00000020 */
  1013. #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */
  1014. /******************* Bit definition for ADC_CR1 register ********************/
  1015. #define ADC_CR1_AWDCH_Pos (0U)
  1016. #define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
  1017. #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
  1018. #define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
  1019. #define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
  1020. #define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
  1021. #define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
  1022. #define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
  1023. #define ADC_CR1_EOCIE_Pos (5U)
  1024. #define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */
  1025. #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */
  1026. #define ADC_CR1_AWDIE_Pos (6U)
  1027. #define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
  1028. #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */
  1029. #define ADC_CR1_JEOCIE_Pos (7U)
  1030. #define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */
  1031. #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */
  1032. #define ADC_CR1_SCAN_Pos (8U)
  1033. #define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
  1034. #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */
  1035. #define ADC_CR1_AWDSGL_Pos (9U)
  1036. #define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
  1037. #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */
  1038. #define ADC_CR1_JAUTO_Pos (10U)
  1039. #define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
  1040. #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */
  1041. #define ADC_CR1_DISCEN_Pos (11U)
  1042. #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
  1043. #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */
  1044. #define ADC_CR1_JDISCEN_Pos (12U)
  1045. #define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
  1046. #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */
  1047. #define ADC_CR1_DISCNUM_Pos (13U)
  1048. #define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
  1049. #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
  1050. #define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
  1051. #define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
  1052. #define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
  1053. #define ADC_CR1_JAWDEN_Pos (22U)
  1054. #define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
  1055. #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */
  1056. #define ADC_CR1_AWDEN_Pos (23U)
  1057. #define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
  1058. #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */
  1059. #define ADC_CR1_RES_Pos (24U)
  1060. #define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) /*!< 0x03000000 */
  1061. #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */
  1062. #define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) /*!< 0x01000000 */
  1063. #define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) /*!< 0x02000000 */
  1064. #define ADC_CR1_OVRIE_Pos (26U)
  1065. #define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */
  1066. #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */
  1067. /******************* Bit definition for ADC_CR2 register ********************/
  1068. #define ADC_CR2_ADON_Pos (0U)
  1069. #define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
  1070. #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */
  1071. #define ADC_CR2_CONT_Pos (1U)
  1072. #define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
  1073. #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */
  1074. #define ADC_CR2_DMA_Pos (8U)
  1075. #define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
  1076. #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */
  1077. #define ADC_CR2_DDS_Pos (9U)
  1078. #define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) /*!< 0x00000200 */
  1079. #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */
  1080. #define ADC_CR2_EOCS_Pos (10U)
  1081. #define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */
  1082. #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */
  1083. #define ADC_CR2_ALIGN_Pos (11U)
  1084. #define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
  1085. #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */
  1086. #define ADC_CR2_JEXTSEL_Pos (16U)
  1087. #define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */
  1088. #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */
  1089. #define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */
  1090. #define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */
  1091. #define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */
  1092. #define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */
  1093. #define ADC_CR2_JEXTEN_Pos (20U)
  1094. #define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */
  1095. #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
  1096. #define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */
  1097. #define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */
  1098. #define ADC_CR2_JSWSTART_Pos (22U)
  1099. #define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */
  1100. #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */
  1101. #define ADC_CR2_EXTSEL_Pos (24U)
  1102. #define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */
  1103. #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
  1104. #define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */
  1105. #define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */
  1106. #define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */
  1107. #define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */
  1108. #define ADC_CR2_EXTEN_Pos (28U)
  1109. #define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */
  1110. #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
  1111. #define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */
  1112. #define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */
  1113. #define ADC_CR2_SWSTART_Pos (30U)
  1114. #define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */
  1115. #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */
  1116. /****************** Bit definition for ADC_SMPR1 register *******************/
  1117. #define ADC_SMPR1_SMP10_Pos (0U)
  1118. #define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
  1119. #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
  1120. #define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
  1121. #define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
  1122. #define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
  1123. #define ADC_SMPR1_SMP11_Pos (3U)
  1124. #define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
  1125. #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
  1126. #define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
  1127. #define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
  1128. #define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
  1129. #define ADC_SMPR1_SMP12_Pos (6U)
  1130. #define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
  1131. #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
  1132. #define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
  1133. #define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
  1134. #define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
  1135. #define ADC_SMPR1_SMP13_Pos (9U)
  1136. #define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
  1137. #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
  1138. #define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
  1139. #define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
  1140. #define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
  1141. #define ADC_SMPR1_SMP14_Pos (12U)
  1142. #define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
  1143. #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
  1144. #define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
  1145. #define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
  1146. #define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
  1147. #define ADC_SMPR1_SMP15_Pos (15U)
  1148. #define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
  1149. #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
  1150. #define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
  1151. #define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
  1152. #define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
  1153. #define ADC_SMPR1_SMP16_Pos (18U)
  1154. #define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
  1155. #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
  1156. #define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
  1157. #define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
  1158. #define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
  1159. #define ADC_SMPR1_SMP17_Pos (21U)
  1160. #define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
  1161. #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
  1162. #define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
  1163. #define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
  1164. #define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
  1165. #define ADC_SMPR1_SMP18_Pos (24U)
  1166. #define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */
  1167. #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
  1168. #define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */
  1169. #define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */
  1170. #define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */
  1171. /****************** Bit definition for ADC_SMPR2 register *******************/
  1172. #define ADC_SMPR2_SMP0_Pos (0U)
  1173. #define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
  1174. #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
  1175. #define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
  1176. #define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
  1177. #define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
  1178. #define ADC_SMPR2_SMP1_Pos (3U)
  1179. #define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
  1180. #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
  1181. #define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
  1182. #define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
  1183. #define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
  1184. #define ADC_SMPR2_SMP2_Pos (6U)
  1185. #define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
  1186. #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
  1187. #define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
  1188. #define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
  1189. #define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
  1190. #define ADC_SMPR2_SMP3_Pos (9U)
  1191. #define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
  1192. #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
  1193. #define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
  1194. #define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
  1195. #define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
  1196. #define ADC_SMPR2_SMP4_Pos (12U)
  1197. #define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
  1198. #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
  1199. #define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
  1200. #define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
  1201. #define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
  1202. #define ADC_SMPR2_SMP5_Pos (15U)
  1203. #define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
  1204. #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
  1205. #define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
  1206. #define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
  1207. #define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
  1208. #define ADC_SMPR2_SMP6_Pos (18U)
  1209. #define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
  1210. #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
  1211. #define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
  1212. #define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
  1213. #define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
  1214. #define ADC_SMPR2_SMP7_Pos (21U)
  1215. #define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
  1216. #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
  1217. #define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
  1218. #define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
  1219. #define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
  1220. #define ADC_SMPR2_SMP8_Pos (24U)
  1221. #define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
  1222. #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
  1223. #define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
  1224. #define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
  1225. #define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
  1226. #define ADC_SMPR2_SMP9_Pos (27U)
  1227. #define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
  1228. #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
  1229. #define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
  1230. #define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
  1231. #define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
  1232. /****************** Bit definition for ADC_JOFR1 register *******************/
  1233. #define ADC_JOFR1_JOFFSET1_Pos (0U)
  1234. #define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
  1235. #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */
  1236. /****************** Bit definition for ADC_JOFR2 register *******************/
  1237. #define ADC_JOFR2_JOFFSET2_Pos (0U)
  1238. #define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
  1239. #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */
  1240. /****************** Bit definition for ADC_JOFR3 register *******************/
  1241. #define ADC_JOFR3_JOFFSET3_Pos (0U)
  1242. #define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
  1243. #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */
  1244. /****************** Bit definition for ADC_JOFR4 register *******************/
  1245. #define ADC_JOFR4_JOFFSET4_Pos (0U)
  1246. #define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
  1247. #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */
  1248. /******************* Bit definition for ADC_HTR register ********************/
  1249. #define ADC_HTR_HT_Pos (0U)
  1250. #define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
  1251. #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */
  1252. /******************* Bit definition for ADC_LTR register ********************/
  1253. #define ADC_LTR_LT_Pos (0U)
  1254. #define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
  1255. #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */
  1256. /******************* Bit definition for ADC_SQR1 register *******************/
  1257. #define ADC_SQR1_SQ13_Pos (0U)
  1258. #define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
  1259. #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
  1260. #define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
  1261. #define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
  1262. #define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
  1263. #define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
  1264. #define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
  1265. #define ADC_SQR1_SQ14_Pos (5U)
  1266. #define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
  1267. #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
  1268. #define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
  1269. #define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
  1270. #define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
  1271. #define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
  1272. #define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
  1273. #define ADC_SQR1_SQ15_Pos (10U)
  1274. #define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
  1275. #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
  1276. #define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
  1277. #define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
  1278. #define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
  1279. #define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
  1280. #define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
  1281. #define ADC_SQR1_SQ16_Pos (15U)
  1282. #define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
  1283. #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
  1284. #define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
  1285. #define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
  1286. #define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
  1287. #define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
  1288. #define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
  1289. #define ADC_SQR1_L_Pos (20U)
  1290. #define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
  1291. #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */
  1292. #define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00100000 */
  1293. #define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00200000 */
  1294. #define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00400000 */
  1295. #define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00800000 */
  1296. /******************* Bit definition for ADC_SQR2 register *******************/
  1297. #define ADC_SQR2_SQ7_Pos (0U)
  1298. #define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
  1299. #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
  1300. #define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
  1301. #define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
  1302. #define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
  1303. #define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
  1304. #define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
  1305. #define ADC_SQR2_SQ8_Pos (5U)
  1306. #define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
  1307. #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
  1308. #define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
  1309. #define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
  1310. #define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
  1311. #define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
  1312. #define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
  1313. #define ADC_SQR2_SQ9_Pos (10U)
  1314. #define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
  1315. #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
  1316. #define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
  1317. #define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
  1318. #define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
  1319. #define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
  1320. #define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
  1321. #define ADC_SQR2_SQ10_Pos (15U)
  1322. #define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
  1323. #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
  1324. #define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
  1325. #define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
  1326. #define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
  1327. #define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
  1328. #define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
  1329. #define ADC_SQR2_SQ11_Pos (20U)
  1330. #define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
  1331. #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
  1332. #define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
  1333. #define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
  1334. #define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
  1335. #define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
  1336. #define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
  1337. #define ADC_SQR2_SQ12_Pos (25U)
  1338. #define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
  1339. #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
  1340. #define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
  1341. #define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
  1342. #define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
  1343. #define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
  1344. #define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
  1345. /******************* Bit definition for ADC_SQR3 register *******************/
  1346. #define ADC_SQR3_SQ1_Pos (0U)
  1347. #define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
  1348. #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
  1349. #define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
  1350. #define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
  1351. #define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
  1352. #define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
  1353. #define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
  1354. #define ADC_SQR3_SQ2_Pos (5U)
  1355. #define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
  1356. #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
  1357. #define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
  1358. #define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
  1359. #define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
  1360. #define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
  1361. #define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
  1362. #define ADC_SQR3_SQ3_Pos (10U)
  1363. #define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
  1364. #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
  1365. #define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
  1366. #define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
  1367. #define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
  1368. #define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
  1369. #define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
  1370. #define ADC_SQR3_SQ4_Pos (15U)
  1371. #define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
  1372. #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
  1373. #define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
  1374. #define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
  1375. #define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
  1376. #define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
  1377. #define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
  1378. #define ADC_SQR3_SQ5_Pos (20U)
  1379. #define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
  1380. #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
  1381. #define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
  1382. #define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
  1383. #define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
  1384. #define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
  1385. #define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
  1386. #define ADC_SQR3_SQ6_Pos (25U)
  1387. #define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
  1388. #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
  1389. #define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
  1390. #define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
  1391. #define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
  1392. #define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
  1393. #define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
  1394. /******************* Bit definition for ADC_JSQR register *******************/
  1395. #define ADC_JSQR_JSQ1_Pos (0U)
  1396. #define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
  1397. #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
  1398. #define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
  1399. #define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
  1400. #define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
  1401. #define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
  1402. #define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
  1403. #define ADC_JSQR_JSQ2_Pos (5U)
  1404. #define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
  1405. #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
  1406. #define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
  1407. #define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
  1408. #define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
  1409. #define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
  1410. #define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
  1411. #define ADC_JSQR_JSQ3_Pos (10U)
  1412. #define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
  1413. #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
  1414. #define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
  1415. #define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
  1416. #define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
  1417. #define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
  1418. #define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
  1419. #define ADC_JSQR_JSQ4_Pos (15U)
  1420. #define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
  1421. #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
  1422. #define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
  1423. #define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
  1424. #define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
  1425. #define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
  1426. #define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
  1427. #define ADC_JSQR_JL_Pos (20U)
  1428. #define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
  1429. #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */
  1430. #define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
  1431. #define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
  1432. /******************* Bit definition for ADC_JDR1 register *******************/
  1433. #define ADC_JDR1_JDATA_Pos (0U)
  1434. #define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
  1435. #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */
  1436. /******************* Bit definition for ADC_JDR2 register *******************/
  1437. #define ADC_JDR2_JDATA_Pos (0U)
  1438. #define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
  1439. #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */
  1440. /******************* Bit definition for ADC_JDR3 register *******************/
  1441. #define ADC_JDR3_JDATA_Pos (0U)
  1442. #define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
  1443. #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */
  1444. /******************* Bit definition for ADC_JDR4 register *******************/
  1445. #define ADC_JDR4_JDATA_Pos (0U)
  1446. #define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
  1447. #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */
  1448. /******************** Bit definition for ADC_DR register ********************/
  1449. #define ADC_DR_DATA_Pos (0U)
  1450. #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
  1451. #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */
  1452. #define ADC_DR_ADC2DATA_Pos (16U)
  1453. #define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
  1454. #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */
  1455. /******************* Bit definition for ADC_CSR register ********************/
  1456. #define ADC_CSR_AWD1_Pos (0U)
  1457. #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
  1458. #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */
  1459. #define ADC_CSR_EOC1_Pos (1U)
  1460. #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
  1461. #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */
  1462. #define ADC_CSR_JEOC1_Pos (2U)
  1463. #define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */
  1464. #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */
  1465. #define ADC_CSR_JSTRT1_Pos (3U)
  1466. #define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */
  1467. #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */
  1468. #define ADC_CSR_STRT1_Pos (4U)
  1469. #define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */
  1470. #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */
  1471. #define ADC_CSR_OVR1_Pos (5U)
  1472. #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
  1473. #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */
  1474. /* Legacy defines */
  1475. #define ADC_CSR_DOVR1 ADC_CSR_OVR1
  1476. /******************* Bit definition for ADC_CCR register ********************/
  1477. #define ADC_CCR_MULTI_Pos (0U)
  1478. #define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */
  1479. #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
  1480. #define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */
  1481. #define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */
  1482. #define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */
  1483. #define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */
  1484. #define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */
  1485. #define ADC_CCR_DELAY_Pos (8U)
  1486. #define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
  1487. #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
  1488. #define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
  1489. #define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
  1490. #define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
  1491. #define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
  1492. #define ADC_CCR_DDS_Pos (13U)
  1493. #define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) /*!< 0x00002000 */
  1494. #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */
  1495. #define ADC_CCR_DMA_Pos (14U)
  1496. #define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */
  1497. #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
  1498. #define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) /*!< 0x00004000 */
  1499. #define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) /*!< 0x00008000 */
  1500. #define ADC_CCR_ADCPRE_Pos (16U)
  1501. #define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */
  1502. #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */
  1503. #define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */
  1504. #define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */
  1505. #define ADC_CCR_VBATE_Pos (22U)
  1506. #define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */
  1507. #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */
  1508. #define ADC_CCR_TSVREFE_Pos (23U)
  1509. #define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */
  1510. #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */
  1511. /******************* Bit definition for ADC_CDR register ********************/
  1512. #define ADC_CDR_DATA1_Pos (0U)
  1513. #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
  1514. #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */
  1515. #define ADC_CDR_DATA2_Pos (16U)
  1516. #define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */
  1517. #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */
  1518. /* Legacy defines */
  1519. #define ADC_CDR_RDATA_MST ADC_CDR_DATA1
  1520. #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
  1521. /******************************************************************************/
  1522. /* */
  1523. /* Controller Area Network */
  1524. /* */
  1525. /******************************************************************************/
  1526. /*!<CAN control and status registers */
  1527. /******************* Bit definition for CAN_MCR register ********************/
  1528. #define CAN_MCR_INRQ_Pos (0U)
  1529. #define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
  1530. #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */
  1531. #define CAN_MCR_SLEEP_Pos (1U)
  1532. #define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
  1533. #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */
  1534. #define CAN_MCR_TXFP_Pos (2U)
  1535. #define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
  1536. #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */
  1537. #define CAN_MCR_RFLM_Pos (3U)
  1538. #define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
  1539. #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */
  1540. #define CAN_MCR_NART_Pos (4U)
  1541. #define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos) /*!< 0x00000010 */
  1542. #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */
  1543. #define CAN_MCR_AWUM_Pos (5U)
  1544. #define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
  1545. #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */
  1546. #define CAN_MCR_ABOM_Pos (6U)
  1547. #define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
  1548. #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */
  1549. #define CAN_MCR_TTCM_Pos (7U)
  1550. #define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
  1551. #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */
  1552. #define CAN_MCR_RESET_Pos (15U)
  1553. #define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
  1554. #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */
  1555. #define CAN_MCR_DBF_Pos (16U)
  1556. #define CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
  1557. #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */
  1558. /******************* Bit definition for CAN_MSR register ********************/
  1559. #define CAN_MSR_INAK_Pos (0U)
  1560. #define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
  1561. #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */
  1562. #define CAN_MSR_SLAK_Pos (1U)
  1563. #define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
  1564. #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */
  1565. #define CAN_MSR_ERRI_Pos (2U)
  1566. #define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
  1567. #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */
  1568. #define CAN_MSR_WKUI_Pos (3U)
  1569. #define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
  1570. #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */
  1571. #define CAN_MSR_SLAKI_Pos (4U)
  1572. #define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
  1573. #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */
  1574. #define CAN_MSR_TXM_Pos (8U)
  1575. #define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
  1576. #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */
  1577. #define CAN_MSR_RXM_Pos (9U)
  1578. #define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
  1579. #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */
  1580. #define CAN_MSR_SAMP_Pos (10U)
  1581. #define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
  1582. #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */
  1583. #define CAN_MSR_RX_Pos (11U)
  1584. #define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos) /*!< 0x00000800 */
  1585. #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */
  1586. /******************* Bit definition for CAN_TSR register ********************/
  1587. #define CAN_TSR_RQCP0_Pos (0U)
  1588. #define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
  1589. #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */
  1590. #define CAN_TSR_TXOK0_Pos (1U)
  1591. #define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
  1592. #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */
  1593. #define CAN_TSR_ALST0_Pos (2U)
  1594. #define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
  1595. #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */
  1596. #define CAN_TSR_TERR0_Pos (3U)
  1597. #define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
  1598. #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */
  1599. #define CAN_TSR_ABRQ0_Pos (7U)
  1600. #define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
  1601. #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */
  1602. #define CAN_TSR_RQCP1_Pos (8U)
  1603. #define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
  1604. #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */
  1605. #define CAN_TSR_TXOK1_Pos (9U)
  1606. #define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
  1607. #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */
  1608. #define CAN_TSR_ALST1_Pos (10U)
  1609. #define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
  1610. #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */
  1611. #define CAN_TSR_TERR1_Pos (11U)
  1612. #define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
  1613. #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */
  1614. #define CAN_TSR_ABRQ1_Pos (15U)
  1615. #define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
  1616. #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */
  1617. #define CAN_TSR_RQCP2_Pos (16U)
  1618. #define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
  1619. #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */
  1620. #define CAN_TSR_TXOK2_Pos (17U)
  1621. #define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
  1622. #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */
  1623. #define CAN_TSR_ALST2_Pos (18U)
  1624. #define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
  1625. #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */
  1626. #define CAN_TSR_TERR2_Pos (19U)
  1627. #define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
  1628. #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */
  1629. #define CAN_TSR_ABRQ2_Pos (23U)
  1630. #define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
  1631. #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */
  1632. #define CAN_TSR_CODE_Pos (24U)
  1633. #define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
  1634. #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */
  1635. #define CAN_TSR_TME_Pos (26U)
  1636. #define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
  1637. #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */
  1638. #define CAN_TSR_TME0_Pos (26U)
  1639. #define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
  1640. #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */
  1641. #define CAN_TSR_TME1_Pos (27U)
  1642. #define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
  1643. #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */
  1644. #define CAN_TSR_TME2_Pos (28U)
  1645. #define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
  1646. #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */
  1647. #define CAN_TSR_LOW_Pos (29U)
  1648. #define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
  1649. #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */
  1650. #define CAN_TSR_LOW0_Pos (29U)
  1651. #define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
  1652. #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */
  1653. #define CAN_TSR_LOW1_Pos (30U)
  1654. #define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
  1655. #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */
  1656. #define CAN_TSR_LOW2_Pos (31U)
  1657. #define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
  1658. #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */
  1659. /******************* Bit definition for CAN_RF0R register *******************/
  1660. #define CAN_RF0R_FMP0_Pos (0U)
  1661. #define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
  1662. #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */
  1663. #define CAN_RF0R_FULL0_Pos (3U)
  1664. #define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
  1665. #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */
  1666. #define CAN_RF0R_FOVR0_Pos (4U)
  1667. #define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
  1668. #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */
  1669. #define CAN_RF0R_RFOM0_Pos (5U)
  1670. #define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
  1671. #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */
  1672. /******************* Bit definition for CAN_RF1R register *******************/
  1673. #define CAN_RF1R_FMP1_Pos (0U)
  1674. #define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
  1675. #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */
  1676. #define CAN_RF1R_FULL1_Pos (3U)
  1677. #define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
  1678. #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */
  1679. #define CAN_RF1R_FOVR1_Pos (4U)
  1680. #define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
  1681. #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */
  1682. #define CAN_RF1R_RFOM1_Pos (5U)
  1683. #define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
  1684. #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */
  1685. /******************** Bit definition for CAN_IER register *******************/
  1686. #define CAN_IER_TMEIE_Pos (0U)
  1687. #define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
  1688. #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */
  1689. #define CAN_IER_FMPIE0_Pos (1U)
  1690. #define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
  1691. #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */
  1692. #define CAN_IER_FFIE0_Pos (2U)
  1693. #define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
  1694. #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */
  1695. #define CAN_IER_FOVIE0_Pos (3U)
  1696. #define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
  1697. #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */
  1698. #define CAN_IER_FMPIE1_Pos (4U)
  1699. #define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
  1700. #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */
  1701. #define CAN_IER_FFIE1_Pos (5U)
  1702. #define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
  1703. #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */
  1704. #define CAN_IER_FOVIE1_Pos (6U)
  1705. #define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
  1706. #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */
  1707. #define CAN_IER_EWGIE_Pos (8U)
  1708. #define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
  1709. #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */
  1710. #define CAN_IER_EPVIE_Pos (9U)
  1711. #define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
  1712. #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */
  1713. #define CAN_IER_BOFIE_Pos (10U)
  1714. #define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
  1715. #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */
  1716. #define CAN_IER_LECIE_Pos (11U)
  1717. #define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
  1718. #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */
  1719. #define CAN_IER_ERRIE_Pos (15U)
  1720. #define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
  1721. #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */
  1722. #define CAN_IER_WKUIE_Pos (16U)
  1723. #define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
  1724. #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */
  1725. #define CAN_IER_SLKIE_Pos (17U)
  1726. #define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
  1727. #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */
  1728. #define CAN_IER_EWGIE_Pos (8U)
  1729. /******************** Bit definition for CAN_ESR register *******************/
  1730. #define CAN_ESR_EWGF_Pos (0U)
  1731. #define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
  1732. #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */
  1733. #define CAN_ESR_EPVF_Pos (1U)
  1734. #define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
  1735. #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */
  1736. #define CAN_ESR_BOFF_Pos (2U)
  1737. #define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
  1738. #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */
  1739. #define CAN_ESR_LEC_Pos (4U)
  1740. #define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
  1741. #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */
  1742. #define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
  1743. #define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
  1744. #define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
  1745. #define CAN_ESR_TEC_Pos (16U)
  1746. #define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
  1747. #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */
  1748. #define CAN_ESR_REC_Pos (24U)
  1749. #define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
  1750. #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */
  1751. /******************* Bit definition for CAN_BTR register ********************/
  1752. #define CAN_BTR_BRP_Pos (0U)
  1753. #define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
  1754. #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
  1755. #define CAN_BTR_TS1_Pos (16U)
  1756. #define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
  1757. #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
  1758. #define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
  1759. #define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
  1760. #define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
  1761. #define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
  1762. #define CAN_BTR_TS2_Pos (20U)
  1763. #define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
  1764. #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
  1765. #define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
  1766. #define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
  1767. #define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
  1768. #define CAN_BTR_SJW_Pos (24U)
  1769. #define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
  1770. #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
  1771. #define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
  1772. #define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
  1773. #define CAN_BTR_LBKM_Pos (30U)
  1774. #define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
  1775. #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
  1776. #define CAN_BTR_SILM_Pos (31U)
  1777. #define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
  1778. #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
  1779. /*!<Mailbox registers */
  1780. /****************** Bit definition for CAN_TI0R register ********************/
  1781. #define CAN_TI0R_TXRQ_Pos (0U)
  1782. #define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
  1783. #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1784. #define CAN_TI0R_RTR_Pos (1U)
  1785. #define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
  1786. #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */
  1787. #define CAN_TI0R_IDE_Pos (2U)
  1788. #define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
  1789. #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */
  1790. #define CAN_TI0R_EXID_Pos (3U)
  1791. #define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
  1792. #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */
  1793. #define CAN_TI0R_STID_Pos (21U)
  1794. #define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
  1795. #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1796. /****************** Bit definition for CAN_TDT0R register *******************/
  1797. #define CAN_TDT0R_DLC_Pos (0U)
  1798. #define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
  1799. #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */
  1800. #define CAN_TDT0R_TGT_Pos (8U)
  1801. #define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
  1802. #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */
  1803. #define CAN_TDT0R_TIME_Pos (16U)
  1804. #define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
  1805. #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */
  1806. /****************** Bit definition for CAN_TDL0R register *******************/
  1807. #define CAN_TDL0R_DATA0_Pos (0U)
  1808. #define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
  1809. #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */
  1810. #define CAN_TDL0R_DATA1_Pos (8U)
  1811. #define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
  1812. #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */
  1813. #define CAN_TDL0R_DATA2_Pos (16U)
  1814. #define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
  1815. #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */
  1816. #define CAN_TDL0R_DATA3_Pos (24U)
  1817. #define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
  1818. #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */
  1819. /****************** Bit definition for CAN_TDH0R register *******************/
  1820. #define CAN_TDH0R_DATA4_Pos (0U)
  1821. #define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
  1822. #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */
  1823. #define CAN_TDH0R_DATA5_Pos (8U)
  1824. #define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
  1825. #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */
  1826. #define CAN_TDH0R_DATA6_Pos (16U)
  1827. #define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
  1828. #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */
  1829. #define CAN_TDH0R_DATA7_Pos (24U)
  1830. #define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
  1831. #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */
  1832. /******************* Bit definition for CAN_TI1R register *******************/
  1833. #define CAN_TI1R_TXRQ_Pos (0U)
  1834. #define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
  1835. #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1836. #define CAN_TI1R_RTR_Pos (1U)
  1837. #define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
  1838. #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */
  1839. #define CAN_TI1R_IDE_Pos (2U)
  1840. #define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
  1841. #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */
  1842. #define CAN_TI1R_EXID_Pos (3U)
  1843. #define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
  1844. #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */
  1845. #define CAN_TI1R_STID_Pos (21U)
  1846. #define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
  1847. #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1848. /******************* Bit definition for CAN_TDT1R register ******************/
  1849. #define CAN_TDT1R_DLC_Pos (0U)
  1850. #define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
  1851. #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */
  1852. #define CAN_TDT1R_TGT_Pos (8U)
  1853. #define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
  1854. #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */
  1855. #define CAN_TDT1R_TIME_Pos (16U)
  1856. #define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
  1857. #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */
  1858. /******************* Bit definition for CAN_TDL1R register ******************/
  1859. #define CAN_TDL1R_DATA0_Pos (0U)
  1860. #define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
  1861. #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */
  1862. #define CAN_TDL1R_DATA1_Pos (8U)
  1863. #define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
  1864. #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */
  1865. #define CAN_TDL1R_DATA2_Pos (16U)
  1866. #define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
  1867. #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */
  1868. #define CAN_TDL1R_DATA3_Pos (24U)
  1869. #define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
  1870. #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */
  1871. /******************* Bit definition for CAN_TDH1R register ******************/
  1872. #define CAN_TDH1R_DATA4_Pos (0U)
  1873. #define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
  1874. #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */
  1875. #define CAN_TDH1R_DATA5_Pos (8U)
  1876. #define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
  1877. #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */
  1878. #define CAN_TDH1R_DATA6_Pos (16U)
  1879. #define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
  1880. #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */
  1881. #define CAN_TDH1R_DATA7_Pos (24U)
  1882. #define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
  1883. #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */
  1884. /******************* Bit definition for CAN_TI2R register *******************/
  1885. #define CAN_TI2R_TXRQ_Pos (0U)
  1886. #define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
  1887. #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1888. #define CAN_TI2R_RTR_Pos (1U)
  1889. #define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
  1890. #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */
  1891. #define CAN_TI2R_IDE_Pos (2U)
  1892. #define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
  1893. #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */
  1894. #define CAN_TI2R_EXID_Pos (3U)
  1895. #define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
  1896. #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */
  1897. #define CAN_TI2R_STID_Pos (21U)
  1898. #define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
  1899. #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1900. /******************* Bit definition for CAN_TDT2R register ******************/
  1901. #define CAN_TDT2R_DLC_Pos (0U)
  1902. #define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
  1903. #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */
  1904. #define CAN_TDT2R_TGT_Pos (8U)
  1905. #define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
  1906. #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */
  1907. #define CAN_TDT2R_TIME_Pos (16U)
  1908. #define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
  1909. #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */
  1910. /******************* Bit definition for CAN_TDL2R register ******************/
  1911. #define CAN_TDL2R_DATA0_Pos (0U)
  1912. #define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
  1913. #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */
  1914. #define CAN_TDL2R_DATA1_Pos (8U)
  1915. #define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
  1916. #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */
  1917. #define CAN_TDL2R_DATA2_Pos (16U)
  1918. #define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
  1919. #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */
  1920. #define CAN_TDL2R_DATA3_Pos (24U)
  1921. #define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
  1922. #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */
  1923. /******************* Bit definition for CAN_TDH2R register ******************/
  1924. #define CAN_TDH2R_DATA4_Pos (0U)
  1925. #define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
  1926. #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */
  1927. #define CAN_TDH2R_DATA5_Pos (8U)
  1928. #define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
  1929. #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */
  1930. #define CAN_TDH2R_DATA6_Pos (16U)
  1931. #define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
  1932. #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */
  1933. #define CAN_TDH2R_DATA7_Pos (24U)
  1934. #define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
  1935. #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */
  1936. /******************* Bit definition for CAN_RI0R register *******************/
  1937. #define CAN_RI0R_RTR_Pos (1U)
  1938. #define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
  1939. #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */
  1940. #define CAN_RI0R_IDE_Pos (2U)
  1941. #define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
  1942. #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */
  1943. #define CAN_RI0R_EXID_Pos (3U)
  1944. #define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
  1945. #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */
  1946. #define CAN_RI0R_STID_Pos (21U)
  1947. #define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
  1948. #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1949. /******************* Bit definition for CAN_RDT0R register ******************/
  1950. #define CAN_RDT0R_DLC_Pos (0U)
  1951. #define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
  1952. #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */
  1953. #define CAN_RDT0R_FMI_Pos (8U)
  1954. #define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
  1955. #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */
  1956. #define CAN_RDT0R_TIME_Pos (16U)
  1957. #define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
  1958. #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */
  1959. /******************* Bit definition for CAN_RDL0R register ******************/
  1960. #define CAN_RDL0R_DATA0_Pos (0U)
  1961. #define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
  1962. #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */
  1963. #define CAN_RDL0R_DATA1_Pos (8U)
  1964. #define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
  1965. #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */
  1966. #define CAN_RDL0R_DATA2_Pos (16U)
  1967. #define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
  1968. #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */
  1969. #define CAN_RDL0R_DATA3_Pos (24U)
  1970. #define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
  1971. #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */
  1972. /******************* Bit definition for CAN_RDH0R register ******************/
  1973. #define CAN_RDH0R_DATA4_Pos (0U)
  1974. #define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
  1975. #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */
  1976. #define CAN_RDH0R_DATA5_Pos (8U)
  1977. #define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
  1978. #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */
  1979. #define CAN_RDH0R_DATA6_Pos (16U)
  1980. #define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
  1981. #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */
  1982. #define CAN_RDH0R_DATA7_Pos (24U)
  1983. #define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
  1984. #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */
  1985. /******************* Bit definition for CAN_RI1R register *******************/
  1986. #define CAN_RI1R_RTR_Pos (1U)
  1987. #define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
  1988. #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */
  1989. #define CAN_RI1R_IDE_Pos (2U)
  1990. #define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
  1991. #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */
  1992. #define CAN_RI1R_EXID_Pos (3U)
  1993. #define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
  1994. #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */
  1995. #define CAN_RI1R_STID_Pos (21U)
  1996. #define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
  1997. #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1998. /******************* Bit definition for CAN_RDT1R register ******************/
  1999. #define CAN_RDT1R_DLC_Pos (0U)
  2000. #define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
  2001. #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */
  2002. #define CAN_RDT1R_FMI_Pos (8U)
  2003. #define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
  2004. #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */
  2005. #define CAN_RDT1R_TIME_Pos (16U)
  2006. #define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
  2007. #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */
  2008. /******************* Bit definition for CAN_RDL1R register ******************/
  2009. #define CAN_RDL1R_DATA0_Pos (0U)
  2010. #define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
  2011. #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */
  2012. #define CAN_RDL1R_DATA1_Pos (8U)
  2013. #define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
  2014. #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */
  2015. #define CAN_RDL1R_DATA2_Pos (16U)
  2016. #define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
  2017. #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */
  2018. #define CAN_RDL1R_DATA3_Pos (24U)
  2019. #define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
  2020. #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */
  2021. /******************* Bit definition for CAN_RDH1R register ******************/
  2022. #define CAN_RDH1R_DATA4_Pos (0U)
  2023. #define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
  2024. #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */
  2025. #define CAN_RDH1R_DATA5_Pos (8U)
  2026. #define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
  2027. #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */
  2028. #define CAN_RDH1R_DATA6_Pos (16U)
  2029. #define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
  2030. #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */
  2031. #define CAN_RDH1R_DATA7_Pos (24U)
  2032. #define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
  2033. #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */
  2034. /*!<CAN filter registers */
  2035. /******************* Bit definition for CAN_FMR register ********************/
  2036. #define CAN_FMR_FINIT_Pos (0U)
  2037. #define CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
  2038. #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */
  2039. #define CAN_FMR_CAN2SB_Pos (8U)
  2040. #define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
  2041. #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */
  2042. /******************* Bit definition for CAN_FM1R register *******************/
  2043. #define CAN_FM1R_FBM_Pos (0U)
  2044. #define CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */
  2045. #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */
  2046. #define CAN_FM1R_FBM0_Pos (0U)
  2047. #define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
  2048. #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */
  2049. #define CAN_FM1R_FBM1_Pos (1U)
  2050. #define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
  2051. #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */
  2052. #define CAN_FM1R_FBM2_Pos (2U)
  2053. #define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
  2054. #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */
  2055. #define CAN_FM1R_FBM3_Pos (3U)
  2056. #define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
  2057. #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */
  2058. #define CAN_FM1R_FBM4_Pos (4U)
  2059. #define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
  2060. #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */
  2061. #define CAN_FM1R_FBM5_Pos (5U)
  2062. #define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
  2063. #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */
  2064. #define CAN_FM1R_FBM6_Pos (6U)
  2065. #define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
  2066. #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */
  2067. #define CAN_FM1R_FBM7_Pos (7U)
  2068. #define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
  2069. #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */
  2070. #define CAN_FM1R_FBM8_Pos (8U)
  2071. #define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
  2072. #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */
  2073. #define CAN_FM1R_FBM9_Pos (9U)
  2074. #define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
  2075. #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */
  2076. #define CAN_FM1R_FBM10_Pos (10U)
  2077. #define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
  2078. #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */
  2079. #define CAN_FM1R_FBM11_Pos (11U)
  2080. #define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
  2081. #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */
  2082. #define CAN_FM1R_FBM12_Pos (12U)
  2083. #define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
  2084. #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */
  2085. #define CAN_FM1R_FBM13_Pos (13U)
  2086. #define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
  2087. #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */
  2088. #define CAN_FM1R_FBM14_Pos (14U)
  2089. #define CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */
  2090. #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */
  2091. #define CAN_FM1R_FBM15_Pos (15U)
  2092. #define CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */
  2093. #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */
  2094. #define CAN_FM1R_FBM16_Pos (16U)
  2095. #define CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */
  2096. #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */
  2097. #define CAN_FM1R_FBM17_Pos (17U)
  2098. #define CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */
  2099. #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */
  2100. #define CAN_FM1R_FBM18_Pos (18U)
  2101. #define CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */
  2102. #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */
  2103. #define CAN_FM1R_FBM19_Pos (19U)
  2104. #define CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */
  2105. #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */
  2106. #define CAN_FM1R_FBM20_Pos (20U)
  2107. #define CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */
  2108. #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */
  2109. #define CAN_FM1R_FBM21_Pos (21U)
  2110. #define CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */
  2111. #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */
  2112. #define CAN_FM1R_FBM22_Pos (22U)
  2113. #define CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */
  2114. #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */
  2115. #define CAN_FM1R_FBM23_Pos (23U)
  2116. #define CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */
  2117. #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */
  2118. #define CAN_FM1R_FBM24_Pos (24U)
  2119. #define CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */
  2120. #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */
  2121. #define CAN_FM1R_FBM25_Pos (25U)
  2122. #define CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */
  2123. #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */
  2124. #define CAN_FM1R_FBM26_Pos (26U)
  2125. #define CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */
  2126. #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */
  2127. #define CAN_FM1R_FBM27_Pos (27U)
  2128. #define CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */
  2129. #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */
  2130. /******************* Bit definition for CAN_FS1R register *******************/
  2131. #define CAN_FS1R_FSC_Pos (0U)
  2132. #define CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */
  2133. #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */
  2134. #define CAN_FS1R_FSC0_Pos (0U)
  2135. #define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
  2136. #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */
  2137. #define CAN_FS1R_FSC1_Pos (1U)
  2138. #define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
  2139. #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */
  2140. #define CAN_FS1R_FSC2_Pos (2U)
  2141. #define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
  2142. #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */
  2143. #define CAN_FS1R_FSC3_Pos (3U)
  2144. #define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
  2145. #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */
  2146. #define CAN_FS1R_FSC4_Pos (4U)
  2147. #define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
  2148. #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */
  2149. #define CAN_FS1R_FSC5_Pos (5U)
  2150. #define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
  2151. #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */
  2152. #define CAN_FS1R_FSC6_Pos (6U)
  2153. #define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
  2154. #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */
  2155. #define CAN_FS1R_FSC7_Pos (7U)
  2156. #define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
  2157. #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */
  2158. #define CAN_FS1R_FSC8_Pos (8U)
  2159. #define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
  2160. #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */
  2161. #define CAN_FS1R_FSC9_Pos (9U)
  2162. #define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
  2163. #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */
  2164. #define CAN_FS1R_FSC10_Pos (10U)
  2165. #define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
  2166. #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */
  2167. #define CAN_FS1R_FSC11_Pos (11U)
  2168. #define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
  2169. #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */
  2170. #define CAN_FS1R_FSC12_Pos (12U)
  2171. #define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
  2172. #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */
  2173. #define CAN_FS1R_FSC13_Pos (13U)
  2174. #define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
  2175. #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */
  2176. #define CAN_FS1R_FSC14_Pos (14U)
  2177. #define CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */
  2178. #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */
  2179. #define CAN_FS1R_FSC15_Pos (15U)
  2180. #define CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */
  2181. #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */
  2182. #define CAN_FS1R_FSC16_Pos (16U)
  2183. #define CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */
  2184. #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */
  2185. #define CAN_FS1R_FSC17_Pos (17U)
  2186. #define CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */
  2187. #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */
  2188. #define CAN_FS1R_FSC18_Pos (18U)
  2189. #define CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */
  2190. #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */
  2191. #define CAN_FS1R_FSC19_Pos (19U)
  2192. #define CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */
  2193. #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */
  2194. #define CAN_FS1R_FSC20_Pos (20U)
  2195. #define CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */
  2196. #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */
  2197. #define CAN_FS1R_FSC21_Pos (21U)
  2198. #define CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */
  2199. #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */
  2200. #define CAN_FS1R_FSC22_Pos (22U)
  2201. #define CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */
  2202. #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */
  2203. #define CAN_FS1R_FSC23_Pos (23U)
  2204. #define CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */
  2205. #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */
  2206. #define CAN_FS1R_FSC24_Pos (24U)
  2207. #define CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */
  2208. #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */
  2209. #define CAN_FS1R_FSC25_Pos (25U)
  2210. #define CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */
  2211. #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */
  2212. #define CAN_FS1R_FSC26_Pos (26U)
  2213. #define CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */
  2214. #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */
  2215. #define CAN_FS1R_FSC27_Pos (27U)
  2216. #define CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */
  2217. #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */
  2218. /****************** Bit definition for CAN_FFA1R register *******************/
  2219. #define CAN_FFA1R_FFA_Pos (0U)
  2220. #define CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */
  2221. #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */
  2222. #define CAN_FFA1R_FFA0_Pos (0U)
  2223. #define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
  2224. #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */
  2225. #define CAN_FFA1R_FFA1_Pos (1U)
  2226. #define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
  2227. #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */
  2228. #define CAN_FFA1R_FFA2_Pos (2U)
  2229. #define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
  2230. #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */
  2231. #define CAN_FFA1R_FFA3_Pos (3U)
  2232. #define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
  2233. #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */
  2234. #define CAN_FFA1R_FFA4_Pos (4U)
  2235. #define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
  2236. #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */
  2237. #define CAN_FFA1R_FFA5_Pos (5U)
  2238. #define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
  2239. #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */
  2240. #define CAN_FFA1R_FFA6_Pos (6U)
  2241. #define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
  2242. #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */
  2243. #define CAN_FFA1R_FFA7_Pos (7U)
  2244. #define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
  2245. #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */
  2246. #define CAN_FFA1R_FFA8_Pos (8U)
  2247. #define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
  2248. #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */
  2249. #define CAN_FFA1R_FFA9_Pos (9U)
  2250. #define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
  2251. #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */
  2252. #define CAN_FFA1R_FFA10_Pos (10U)
  2253. #define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
  2254. #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */
  2255. #define CAN_FFA1R_FFA11_Pos (11U)
  2256. #define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
  2257. #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */
  2258. #define CAN_FFA1R_FFA12_Pos (12U)
  2259. #define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
  2260. #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */
  2261. #define CAN_FFA1R_FFA13_Pos (13U)
  2262. #define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
  2263. #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */
  2264. #define CAN_FFA1R_FFA14_Pos (14U)
  2265. #define CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */
  2266. #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */
  2267. #define CAN_FFA1R_FFA15_Pos (15U)
  2268. #define CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */
  2269. #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */
  2270. #define CAN_FFA1R_FFA16_Pos (16U)
  2271. #define CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */
  2272. #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */
  2273. #define CAN_FFA1R_FFA17_Pos (17U)
  2274. #define CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */
  2275. #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */
  2276. #define CAN_FFA1R_FFA18_Pos (18U)
  2277. #define CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */
  2278. #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */
  2279. #define CAN_FFA1R_FFA19_Pos (19U)
  2280. #define CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */
  2281. #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */
  2282. #define CAN_FFA1R_FFA20_Pos (20U)
  2283. #define CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */
  2284. #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */
  2285. #define CAN_FFA1R_FFA21_Pos (21U)
  2286. #define CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */
  2287. #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */
  2288. #define CAN_FFA1R_FFA22_Pos (22U)
  2289. #define CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */
  2290. #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */
  2291. #define CAN_FFA1R_FFA23_Pos (23U)
  2292. #define CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */
  2293. #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */
  2294. #define CAN_FFA1R_FFA24_Pos (24U)
  2295. #define CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */
  2296. #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */
  2297. #define CAN_FFA1R_FFA25_Pos (25U)
  2298. #define CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */
  2299. #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */
  2300. #define CAN_FFA1R_FFA26_Pos (26U)
  2301. #define CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */
  2302. #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */
  2303. #define CAN_FFA1R_FFA27_Pos (27U)
  2304. #define CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */
  2305. #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */
  2306. /******************* Bit definition for CAN_FA1R register *******************/
  2307. #define CAN_FA1R_FACT_Pos (0U)
  2308. #define CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */
  2309. #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */
  2310. #define CAN_FA1R_FACT0_Pos (0U)
  2311. #define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
  2312. #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */
  2313. #define CAN_FA1R_FACT1_Pos (1U)
  2314. #define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
  2315. #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */
  2316. #define CAN_FA1R_FACT2_Pos (2U)
  2317. #define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
  2318. #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */
  2319. #define CAN_FA1R_FACT3_Pos (3U)
  2320. #define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
  2321. #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */
  2322. #define CAN_FA1R_FACT4_Pos (4U)
  2323. #define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
  2324. #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */
  2325. #define CAN_FA1R_FACT5_Pos (5U)
  2326. #define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
  2327. #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */
  2328. #define CAN_FA1R_FACT6_Pos (6U)
  2329. #define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
  2330. #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */
  2331. #define CAN_FA1R_FACT7_Pos (7U)
  2332. #define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
  2333. #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */
  2334. #define CAN_FA1R_FACT8_Pos (8U)
  2335. #define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
  2336. #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */
  2337. #define CAN_FA1R_FACT9_Pos (9U)
  2338. #define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
  2339. #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */
  2340. #define CAN_FA1R_FACT10_Pos (10U)
  2341. #define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
  2342. #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */
  2343. #define CAN_FA1R_FACT11_Pos (11U)
  2344. #define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
  2345. #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */
  2346. #define CAN_FA1R_FACT12_Pos (12U)
  2347. #define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
  2348. #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */
  2349. #define CAN_FA1R_FACT13_Pos (13U)
  2350. #define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
  2351. #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */
  2352. #define CAN_FA1R_FACT14_Pos (14U)
  2353. #define CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */
  2354. #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */
  2355. #define CAN_FA1R_FACT15_Pos (15U)
  2356. #define CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */
  2357. #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */
  2358. #define CAN_FA1R_FACT16_Pos (16U)
  2359. #define CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */
  2360. #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */
  2361. #define CAN_FA1R_FACT17_Pos (17U)
  2362. #define CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */
  2363. #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */
  2364. #define CAN_FA1R_FACT18_Pos (18U)
  2365. #define CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */
  2366. #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */
  2367. #define CAN_FA1R_FACT19_Pos (19U)
  2368. #define CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */
  2369. #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */
  2370. #define CAN_FA1R_FACT20_Pos (20U)
  2371. #define CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */
  2372. #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */
  2373. #define CAN_FA1R_FACT21_Pos (21U)
  2374. #define CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */
  2375. #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */
  2376. #define CAN_FA1R_FACT22_Pos (22U)
  2377. #define CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */
  2378. #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */
  2379. #define CAN_FA1R_FACT23_Pos (23U)
  2380. #define CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */
  2381. #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */
  2382. #define CAN_FA1R_FACT24_Pos (24U)
  2383. #define CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */
  2384. #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */
  2385. #define CAN_FA1R_FACT25_Pos (25U)
  2386. #define CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */
  2387. #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */
  2388. #define CAN_FA1R_FACT26_Pos (26U)
  2389. #define CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */
  2390. #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */
  2391. #define CAN_FA1R_FACT27_Pos (27U)
  2392. #define CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */
  2393. #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */
  2394. /******************* Bit definition for CAN_F0R1 register *******************/
  2395. #define CAN_F0R1_FB0_Pos (0U)
  2396. #define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
  2397. #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */
  2398. #define CAN_F0R1_FB1_Pos (1U)
  2399. #define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
  2400. #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */
  2401. #define CAN_F0R1_FB2_Pos (2U)
  2402. #define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
  2403. #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */
  2404. #define CAN_F0R1_FB3_Pos (3U)
  2405. #define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
  2406. #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */
  2407. #define CAN_F0R1_FB4_Pos (4U)
  2408. #define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
  2409. #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */
  2410. #define CAN_F0R1_FB5_Pos (5U)
  2411. #define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
  2412. #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */
  2413. #define CAN_F0R1_FB6_Pos (6U)
  2414. #define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
  2415. #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */
  2416. #define CAN_F0R1_FB7_Pos (7U)
  2417. #define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
  2418. #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */
  2419. #define CAN_F0R1_FB8_Pos (8U)
  2420. #define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
  2421. #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */
  2422. #define CAN_F0R1_FB9_Pos (9U)
  2423. #define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
  2424. #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */
  2425. #define CAN_F0R1_FB10_Pos (10U)
  2426. #define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
  2427. #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */
  2428. #define CAN_F0R1_FB11_Pos (11U)
  2429. #define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
  2430. #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */
  2431. #define CAN_F0R1_FB12_Pos (12U)
  2432. #define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
  2433. #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */
  2434. #define CAN_F0R1_FB13_Pos (13U)
  2435. #define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
  2436. #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */
  2437. #define CAN_F0R1_FB14_Pos (14U)
  2438. #define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
  2439. #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */
  2440. #define CAN_F0R1_FB15_Pos (15U)
  2441. #define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
  2442. #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */
  2443. #define CAN_F0R1_FB16_Pos (16U)
  2444. #define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
  2445. #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */
  2446. #define CAN_F0R1_FB17_Pos (17U)
  2447. #define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
  2448. #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */
  2449. #define CAN_F0R1_FB18_Pos (18U)
  2450. #define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
  2451. #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */
  2452. #define CAN_F0R1_FB19_Pos (19U)
  2453. #define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
  2454. #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */
  2455. #define CAN_F0R1_FB20_Pos (20U)
  2456. #define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
  2457. #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */
  2458. #define CAN_F0R1_FB21_Pos (21U)
  2459. #define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
  2460. #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */
  2461. #define CAN_F0R1_FB22_Pos (22U)
  2462. #define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
  2463. #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */
  2464. #define CAN_F0R1_FB23_Pos (23U)
  2465. #define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
  2466. #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */
  2467. #define CAN_F0R1_FB24_Pos (24U)
  2468. #define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
  2469. #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */
  2470. #define CAN_F0R1_FB25_Pos (25U)
  2471. #define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
  2472. #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */
  2473. #define CAN_F0R1_FB26_Pos (26U)
  2474. #define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
  2475. #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */
  2476. #define CAN_F0R1_FB27_Pos (27U)
  2477. #define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
  2478. #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */
  2479. #define CAN_F0R1_FB28_Pos (28U)
  2480. #define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
  2481. #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */
  2482. #define CAN_F0R1_FB29_Pos (29U)
  2483. #define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
  2484. #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */
  2485. #define CAN_F0R1_FB30_Pos (30U)
  2486. #define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
  2487. #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */
  2488. #define CAN_F0R1_FB31_Pos (31U)
  2489. #define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
  2490. #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */
  2491. /******************* Bit definition for CAN_F1R1 register *******************/
  2492. #define CAN_F1R1_FB0_Pos (0U)
  2493. #define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
  2494. #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */
  2495. #define CAN_F1R1_FB1_Pos (1U)
  2496. #define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
  2497. #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */
  2498. #define CAN_F1R1_FB2_Pos (2U)
  2499. #define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
  2500. #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */
  2501. #define CAN_F1R1_FB3_Pos (3U)
  2502. #define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
  2503. #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */
  2504. #define CAN_F1R1_FB4_Pos (4U)
  2505. #define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
  2506. #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */
  2507. #define CAN_F1R1_FB5_Pos (5U)
  2508. #define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
  2509. #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */
  2510. #define CAN_F1R1_FB6_Pos (6U)
  2511. #define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
  2512. #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */
  2513. #define CAN_F1R1_FB7_Pos (7U)
  2514. #define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
  2515. #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */
  2516. #define CAN_F1R1_FB8_Pos (8U)
  2517. #define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
  2518. #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */
  2519. #define CAN_F1R1_FB9_Pos (9U)
  2520. #define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
  2521. #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */
  2522. #define CAN_F1R1_FB10_Pos (10U)
  2523. #define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
  2524. #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */
  2525. #define CAN_F1R1_FB11_Pos (11U)
  2526. #define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
  2527. #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */
  2528. #define CAN_F1R1_FB12_Pos (12U)
  2529. #define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
  2530. #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */
  2531. #define CAN_F1R1_FB13_Pos (13U)
  2532. #define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
  2533. #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */
  2534. #define CAN_F1R1_FB14_Pos (14U)
  2535. #define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
  2536. #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */
  2537. #define CAN_F1R1_FB15_Pos (15U)
  2538. #define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
  2539. #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */
  2540. #define CAN_F1R1_FB16_Pos (16U)
  2541. #define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
  2542. #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */
  2543. #define CAN_F1R1_FB17_Pos (17U)
  2544. #define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
  2545. #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */
  2546. #define CAN_F1R1_FB18_Pos (18U)
  2547. #define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
  2548. #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */
  2549. #define CAN_F1R1_FB19_Pos (19U)
  2550. #define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
  2551. #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */
  2552. #define CAN_F1R1_FB20_Pos (20U)
  2553. #define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
  2554. #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */
  2555. #define CAN_F1R1_FB21_Pos (21U)
  2556. #define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
  2557. #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */
  2558. #define CAN_F1R1_FB22_Pos (22U)
  2559. #define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
  2560. #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */
  2561. #define CAN_F1R1_FB23_Pos (23U)
  2562. #define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
  2563. #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */
  2564. #define CAN_F1R1_FB24_Pos (24U)
  2565. #define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
  2566. #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */
  2567. #define CAN_F1R1_FB25_Pos (25U)
  2568. #define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
  2569. #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */
  2570. #define CAN_F1R1_FB26_Pos (26U)
  2571. #define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
  2572. #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */
  2573. #define CAN_F1R1_FB27_Pos (27U)
  2574. #define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
  2575. #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */
  2576. #define CAN_F1R1_FB28_Pos (28U)
  2577. #define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
  2578. #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */
  2579. #define CAN_F1R1_FB29_Pos (29U)
  2580. #define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
  2581. #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */
  2582. #define CAN_F1R1_FB30_Pos (30U)
  2583. #define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
  2584. #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */
  2585. #define CAN_F1R1_FB31_Pos (31U)
  2586. #define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
  2587. #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */
  2588. /******************* Bit definition for CAN_F2R1 register *******************/
  2589. #define CAN_F2R1_FB0_Pos (0U)
  2590. #define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
  2591. #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */
  2592. #define CAN_F2R1_FB1_Pos (1U)
  2593. #define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
  2594. #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */
  2595. #define CAN_F2R1_FB2_Pos (2U)
  2596. #define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
  2597. #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */
  2598. #define CAN_F2R1_FB3_Pos (3U)
  2599. #define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
  2600. #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */
  2601. #define CAN_F2R1_FB4_Pos (4U)
  2602. #define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
  2603. #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */
  2604. #define CAN_F2R1_FB5_Pos (5U)
  2605. #define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
  2606. #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */
  2607. #define CAN_F2R1_FB6_Pos (6U)
  2608. #define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
  2609. #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */
  2610. #define CAN_F2R1_FB7_Pos (7U)
  2611. #define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
  2612. #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */
  2613. #define CAN_F2R1_FB8_Pos (8U)
  2614. #define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
  2615. #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */
  2616. #define CAN_F2R1_FB9_Pos (9U)
  2617. #define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
  2618. #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */
  2619. #define CAN_F2R1_FB10_Pos (10U)
  2620. #define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
  2621. #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */
  2622. #define CAN_F2R1_FB11_Pos (11U)
  2623. #define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
  2624. #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */
  2625. #define CAN_F2R1_FB12_Pos (12U)
  2626. #define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
  2627. #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */
  2628. #define CAN_F2R1_FB13_Pos (13U)
  2629. #define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
  2630. #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */
  2631. #define CAN_F2R1_FB14_Pos (14U)
  2632. #define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
  2633. #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */
  2634. #define CAN_F2R1_FB15_Pos (15U)
  2635. #define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
  2636. #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */
  2637. #define CAN_F2R1_FB16_Pos (16U)
  2638. #define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
  2639. #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */
  2640. #define CAN_F2R1_FB17_Pos (17U)
  2641. #define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
  2642. #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */
  2643. #define CAN_F2R1_FB18_Pos (18U)
  2644. #define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
  2645. #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */
  2646. #define CAN_F2R1_FB19_Pos (19U)
  2647. #define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
  2648. #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */
  2649. #define CAN_F2R1_FB20_Pos (20U)
  2650. #define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
  2651. #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */
  2652. #define CAN_F2R1_FB21_Pos (21U)
  2653. #define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
  2654. #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */
  2655. #define CAN_F2R1_FB22_Pos (22U)
  2656. #define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
  2657. #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */
  2658. #define CAN_F2R1_FB23_Pos (23U)
  2659. #define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
  2660. #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */
  2661. #define CAN_F2R1_FB24_Pos (24U)
  2662. #define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
  2663. #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */
  2664. #define CAN_F2R1_FB25_Pos (25U)
  2665. #define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
  2666. #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */
  2667. #define CAN_F2R1_FB26_Pos (26U)
  2668. #define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
  2669. #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */
  2670. #define CAN_F2R1_FB27_Pos (27U)
  2671. #define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
  2672. #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */
  2673. #define CAN_F2R1_FB28_Pos (28U)
  2674. #define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
  2675. #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */
  2676. #define CAN_F2R1_FB29_Pos (29U)
  2677. #define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
  2678. #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */
  2679. #define CAN_F2R1_FB30_Pos (30U)
  2680. #define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
  2681. #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */
  2682. #define CAN_F2R1_FB31_Pos (31U)
  2683. #define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
  2684. #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */
  2685. /******************* Bit definition for CAN_F3R1 register *******************/
  2686. #define CAN_F3R1_FB0_Pos (0U)
  2687. #define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
  2688. #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */
  2689. #define CAN_F3R1_FB1_Pos (1U)
  2690. #define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
  2691. #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */
  2692. #define CAN_F3R1_FB2_Pos (2U)
  2693. #define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
  2694. #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */
  2695. #define CAN_F3R1_FB3_Pos (3U)
  2696. #define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
  2697. #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */
  2698. #define CAN_F3R1_FB4_Pos (4U)
  2699. #define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
  2700. #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */
  2701. #define CAN_F3R1_FB5_Pos (5U)
  2702. #define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
  2703. #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */
  2704. #define CAN_F3R1_FB6_Pos (6U)
  2705. #define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
  2706. #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */
  2707. #define CAN_F3R1_FB7_Pos (7U)
  2708. #define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
  2709. #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */
  2710. #define CAN_F3R1_FB8_Pos (8U)
  2711. #define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
  2712. #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */
  2713. #define CAN_F3R1_FB9_Pos (9U)
  2714. #define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
  2715. #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */
  2716. #define CAN_F3R1_FB10_Pos (10U)
  2717. #define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
  2718. #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */
  2719. #define CAN_F3R1_FB11_Pos (11U)
  2720. #define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
  2721. #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */
  2722. #define CAN_F3R1_FB12_Pos (12U)
  2723. #define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
  2724. #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */
  2725. #define CAN_F3R1_FB13_Pos (13U)
  2726. #define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
  2727. #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */
  2728. #define CAN_F3R1_FB14_Pos (14U)
  2729. #define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
  2730. #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */
  2731. #define CAN_F3R1_FB15_Pos (15U)
  2732. #define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
  2733. #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */
  2734. #define CAN_F3R1_FB16_Pos (16U)
  2735. #define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
  2736. #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */
  2737. #define CAN_F3R1_FB17_Pos (17U)
  2738. #define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
  2739. #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */
  2740. #define CAN_F3R1_FB18_Pos (18U)
  2741. #define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
  2742. #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */
  2743. #define CAN_F3R1_FB19_Pos (19U)
  2744. #define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
  2745. #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */
  2746. #define CAN_F3R1_FB20_Pos (20U)
  2747. #define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
  2748. #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */
  2749. #define CAN_F3R1_FB21_Pos (21U)
  2750. #define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
  2751. #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */
  2752. #define CAN_F3R1_FB22_Pos (22U)
  2753. #define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
  2754. #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */
  2755. #define CAN_F3R1_FB23_Pos (23U)
  2756. #define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
  2757. #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */
  2758. #define CAN_F3R1_FB24_Pos (24U)
  2759. #define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
  2760. #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */
  2761. #define CAN_F3R1_FB25_Pos (25U)
  2762. #define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
  2763. #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */
  2764. #define CAN_F3R1_FB26_Pos (26U)
  2765. #define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
  2766. #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */
  2767. #define CAN_F3R1_FB27_Pos (27U)
  2768. #define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
  2769. #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */
  2770. #define CAN_F3R1_FB28_Pos (28U)
  2771. #define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
  2772. #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */
  2773. #define CAN_F3R1_FB29_Pos (29U)
  2774. #define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
  2775. #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */
  2776. #define CAN_F3R1_FB30_Pos (30U)
  2777. #define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
  2778. #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */
  2779. #define CAN_F3R1_FB31_Pos (31U)
  2780. #define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
  2781. #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */
  2782. /******************* Bit definition for CAN_F4R1 register *******************/
  2783. #define CAN_F4R1_FB0_Pos (0U)
  2784. #define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
  2785. #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */
  2786. #define CAN_F4R1_FB1_Pos (1U)
  2787. #define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
  2788. #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */
  2789. #define CAN_F4R1_FB2_Pos (2U)
  2790. #define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
  2791. #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */
  2792. #define CAN_F4R1_FB3_Pos (3U)
  2793. #define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
  2794. #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */
  2795. #define CAN_F4R1_FB4_Pos (4U)
  2796. #define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
  2797. #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */
  2798. #define CAN_F4R1_FB5_Pos (5U)
  2799. #define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
  2800. #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */
  2801. #define CAN_F4R1_FB6_Pos (6U)
  2802. #define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
  2803. #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */
  2804. #define CAN_F4R1_FB7_Pos (7U)
  2805. #define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
  2806. #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */
  2807. #define CAN_F4R1_FB8_Pos (8U)
  2808. #define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
  2809. #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */
  2810. #define CAN_F4R1_FB9_Pos (9U)
  2811. #define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
  2812. #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */
  2813. #define CAN_F4R1_FB10_Pos (10U)
  2814. #define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
  2815. #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */
  2816. #define CAN_F4R1_FB11_Pos (11U)
  2817. #define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
  2818. #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */
  2819. #define CAN_F4R1_FB12_Pos (12U)
  2820. #define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
  2821. #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */
  2822. #define CAN_F4R1_FB13_Pos (13U)
  2823. #define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
  2824. #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */
  2825. #define CAN_F4R1_FB14_Pos (14U)
  2826. #define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
  2827. #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */
  2828. #define CAN_F4R1_FB15_Pos (15U)
  2829. #define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
  2830. #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */
  2831. #define CAN_F4R1_FB16_Pos (16U)
  2832. #define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
  2833. #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */
  2834. #define CAN_F4R1_FB17_Pos (17U)
  2835. #define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
  2836. #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */
  2837. #define CAN_F4R1_FB18_Pos (18U)
  2838. #define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
  2839. #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */
  2840. #define CAN_F4R1_FB19_Pos (19U)
  2841. #define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
  2842. #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */
  2843. #define CAN_F4R1_FB20_Pos (20U)
  2844. #define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
  2845. #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */
  2846. #define CAN_F4R1_FB21_Pos (21U)
  2847. #define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
  2848. #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */
  2849. #define CAN_F4R1_FB22_Pos (22U)
  2850. #define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
  2851. #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */
  2852. #define CAN_F4R1_FB23_Pos (23U)
  2853. #define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
  2854. #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */
  2855. #define CAN_F4R1_FB24_Pos (24U)
  2856. #define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
  2857. #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */
  2858. #define CAN_F4R1_FB25_Pos (25U)
  2859. #define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
  2860. #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */
  2861. #define CAN_F4R1_FB26_Pos (26U)
  2862. #define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
  2863. #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */
  2864. #define CAN_F4R1_FB27_Pos (27U)
  2865. #define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
  2866. #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */
  2867. #define CAN_F4R1_FB28_Pos (28U)
  2868. #define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
  2869. #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */
  2870. #define CAN_F4R1_FB29_Pos (29U)
  2871. #define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
  2872. #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */
  2873. #define CAN_F4R1_FB30_Pos (30U)
  2874. #define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
  2875. #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */
  2876. #define CAN_F4R1_FB31_Pos (31U)
  2877. #define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
  2878. #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */
  2879. /******************* Bit definition for CAN_F5R1 register *******************/
  2880. #define CAN_F5R1_FB0_Pos (0U)
  2881. #define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
  2882. #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */
  2883. #define CAN_F5R1_FB1_Pos (1U)
  2884. #define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
  2885. #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */
  2886. #define CAN_F5R1_FB2_Pos (2U)
  2887. #define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
  2888. #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */
  2889. #define CAN_F5R1_FB3_Pos (3U)
  2890. #define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
  2891. #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */
  2892. #define CAN_F5R1_FB4_Pos (4U)
  2893. #define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
  2894. #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */
  2895. #define CAN_F5R1_FB5_Pos (5U)
  2896. #define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
  2897. #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */
  2898. #define CAN_F5R1_FB6_Pos (6U)
  2899. #define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
  2900. #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */
  2901. #define CAN_F5R1_FB7_Pos (7U)
  2902. #define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
  2903. #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */
  2904. #define CAN_F5R1_FB8_Pos (8U)
  2905. #define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
  2906. #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */
  2907. #define CAN_F5R1_FB9_Pos (9U)
  2908. #define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
  2909. #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */
  2910. #define CAN_F5R1_FB10_Pos (10U)
  2911. #define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
  2912. #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */
  2913. #define CAN_F5R1_FB11_Pos (11U)
  2914. #define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
  2915. #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */
  2916. #define CAN_F5R1_FB12_Pos (12U)
  2917. #define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
  2918. #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */
  2919. #define CAN_F5R1_FB13_Pos (13U)
  2920. #define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
  2921. #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */
  2922. #define CAN_F5R1_FB14_Pos (14U)
  2923. #define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
  2924. #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */
  2925. #define CAN_F5R1_FB15_Pos (15U)
  2926. #define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
  2927. #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */
  2928. #define CAN_F5R1_FB16_Pos (16U)
  2929. #define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
  2930. #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */
  2931. #define CAN_F5R1_FB17_Pos (17U)
  2932. #define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
  2933. #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */
  2934. #define CAN_F5R1_FB18_Pos (18U)
  2935. #define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
  2936. #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */
  2937. #define CAN_F5R1_FB19_Pos (19U)
  2938. #define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
  2939. #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */
  2940. #define CAN_F5R1_FB20_Pos (20U)
  2941. #define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
  2942. #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */
  2943. #define CAN_F5R1_FB21_Pos (21U)
  2944. #define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
  2945. #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */
  2946. #define CAN_F5R1_FB22_Pos (22U)
  2947. #define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
  2948. #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */
  2949. #define CAN_F5R1_FB23_Pos (23U)
  2950. #define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
  2951. #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */
  2952. #define CAN_F5R1_FB24_Pos (24U)
  2953. #define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
  2954. #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */
  2955. #define CAN_F5R1_FB25_Pos (25U)
  2956. #define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
  2957. #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */
  2958. #define CAN_F5R1_FB26_Pos (26U)
  2959. #define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
  2960. #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */
  2961. #define CAN_F5R1_FB27_Pos (27U)
  2962. #define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
  2963. #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */
  2964. #define CAN_F5R1_FB28_Pos (28U)
  2965. #define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
  2966. #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */
  2967. #define CAN_F5R1_FB29_Pos (29U)
  2968. #define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
  2969. #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */
  2970. #define CAN_F5R1_FB30_Pos (30U)
  2971. #define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
  2972. #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */
  2973. #define CAN_F5R1_FB31_Pos (31U)
  2974. #define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
  2975. #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */
  2976. /******************* Bit definition for CAN_F6R1 register *******************/
  2977. #define CAN_F6R1_FB0_Pos (0U)
  2978. #define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
  2979. #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */
  2980. #define CAN_F6R1_FB1_Pos (1U)
  2981. #define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
  2982. #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */
  2983. #define CAN_F6R1_FB2_Pos (2U)
  2984. #define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
  2985. #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */
  2986. #define CAN_F6R1_FB3_Pos (3U)
  2987. #define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
  2988. #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */
  2989. #define CAN_F6R1_FB4_Pos (4U)
  2990. #define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
  2991. #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */
  2992. #define CAN_F6R1_FB5_Pos (5U)
  2993. #define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
  2994. #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */
  2995. #define CAN_F6R1_FB6_Pos (6U)
  2996. #define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
  2997. #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */
  2998. #define CAN_F6R1_FB7_Pos (7U)
  2999. #define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
  3000. #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */
  3001. #define CAN_F6R1_FB8_Pos (8U)
  3002. #define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
  3003. #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */
  3004. #define CAN_F6R1_FB9_Pos (9U)
  3005. #define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
  3006. #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */
  3007. #define CAN_F6R1_FB10_Pos (10U)
  3008. #define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
  3009. #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */
  3010. #define CAN_F6R1_FB11_Pos (11U)
  3011. #define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
  3012. #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */
  3013. #define CAN_F6R1_FB12_Pos (12U)
  3014. #define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
  3015. #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */
  3016. #define CAN_F6R1_FB13_Pos (13U)
  3017. #define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
  3018. #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */
  3019. #define CAN_F6R1_FB14_Pos (14U)
  3020. #define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
  3021. #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */
  3022. #define CAN_F6R1_FB15_Pos (15U)
  3023. #define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
  3024. #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */
  3025. #define CAN_F6R1_FB16_Pos (16U)
  3026. #define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
  3027. #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */
  3028. #define CAN_F6R1_FB17_Pos (17U)
  3029. #define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
  3030. #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */
  3031. #define CAN_F6R1_FB18_Pos (18U)
  3032. #define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
  3033. #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */
  3034. #define CAN_F6R1_FB19_Pos (19U)
  3035. #define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
  3036. #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */
  3037. #define CAN_F6R1_FB20_Pos (20U)
  3038. #define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
  3039. #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */
  3040. #define CAN_F6R1_FB21_Pos (21U)
  3041. #define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
  3042. #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */
  3043. #define CAN_F6R1_FB22_Pos (22U)
  3044. #define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
  3045. #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */
  3046. #define CAN_F6R1_FB23_Pos (23U)
  3047. #define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
  3048. #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */
  3049. #define CAN_F6R1_FB24_Pos (24U)
  3050. #define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
  3051. #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */
  3052. #define CAN_F6R1_FB25_Pos (25U)
  3053. #define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
  3054. #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */
  3055. #define CAN_F6R1_FB26_Pos (26U)
  3056. #define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
  3057. #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */
  3058. #define CAN_F6R1_FB27_Pos (27U)
  3059. #define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
  3060. #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */
  3061. #define CAN_F6R1_FB28_Pos (28U)
  3062. #define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
  3063. #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */
  3064. #define CAN_F6R1_FB29_Pos (29U)
  3065. #define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
  3066. #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */
  3067. #define CAN_F6R1_FB30_Pos (30U)
  3068. #define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
  3069. #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */
  3070. #define CAN_F6R1_FB31_Pos (31U)
  3071. #define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
  3072. #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */
  3073. /******************* Bit definition for CAN_F7R1 register *******************/
  3074. #define CAN_F7R1_FB0_Pos (0U)
  3075. #define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
  3076. #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */
  3077. #define CAN_F7R1_FB1_Pos (1U)
  3078. #define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
  3079. #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */
  3080. #define CAN_F7R1_FB2_Pos (2U)
  3081. #define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
  3082. #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */
  3083. #define CAN_F7R1_FB3_Pos (3U)
  3084. #define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
  3085. #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */
  3086. #define CAN_F7R1_FB4_Pos (4U)
  3087. #define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
  3088. #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */
  3089. #define CAN_F7R1_FB5_Pos (5U)
  3090. #define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
  3091. #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */
  3092. #define CAN_F7R1_FB6_Pos (6U)
  3093. #define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
  3094. #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */
  3095. #define CAN_F7R1_FB7_Pos (7U)
  3096. #define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
  3097. #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */
  3098. #define CAN_F7R1_FB8_Pos (8U)
  3099. #define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
  3100. #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */
  3101. #define CAN_F7R1_FB9_Pos (9U)
  3102. #define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
  3103. #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */
  3104. #define CAN_F7R1_FB10_Pos (10U)
  3105. #define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
  3106. #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */
  3107. #define CAN_F7R1_FB11_Pos (11U)
  3108. #define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
  3109. #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */
  3110. #define CAN_F7R1_FB12_Pos (12U)
  3111. #define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
  3112. #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */
  3113. #define CAN_F7R1_FB13_Pos (13U)
  3114. #define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
  3115. #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */
  3116. #define CAN_F7R1_FB14_Pos (14U)
  3117. #define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
  3118. #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */
  3119. #define CAN_F7R1_FB15_Pos (15U)
  3120. #define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
  3121. #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */
  3122. #define CAN_F7R1_FB16_Pos (16U)
  3123. #define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
  3124. #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */
  3125. #define CAN_F7R1_FB17_Pos (17U)
  3126. #define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
  3127. #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */
  3128. #define CAN_F7R1_FB18_Pos (18U)
  3129. #define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
  3130. #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */
  3131. #define CAN_F7R1_FB19_Pos (19U)
  3132. #define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
  3133. #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */
  3134. #define CAN_F7R1_FB20_Pos (20U)
  3135. #define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
  3136. #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */
  3137. #define CAN_F7R1_FB21_Pos (21U)
  3138. #define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
  3139. #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */
  3140. #define CAN_F7R1_FB22_Pos (22U)
  3141. #define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
  3142. #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */
  3143. #define CAN_F7R1_FB23_Pos (23U)
  3144. #define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
  3145. #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */
  3146. #define CAN_F7R1_FB24_Pos (24U)
  3147. #define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
  3148. #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */
  3149. #define CAN_F7R1_FB25_Pos (25U)
  3150. #define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
  3151. #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */
  3152. #define CAN_F7R1_FB26_Pos (26U)
  3153. #define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
  3154. #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */
  3155. #define CAN_F7R1_FB27_Pos (27U)
  3156. #define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
  3157. #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */
  3158. #define CAN_F7R1_FB28_Pos (28U)
  3159. #define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
  3160. #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */
  3161. #define CAN_F7R1_FB29_Pos (29U)
  3162. #define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
  3163. #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */
  3164. #define CAN_F7R1_FB30_Pos (30U)
  3165. #define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
  3166. #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */
  3167. #define CAN_F7R1_FB31_Pos (31U)
  3168. #define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
  3169. #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */
  3170. /******************* Bit definition for CAN_F8R1 register *******************/
  3171. #define CAN_F8R1_FB0_Pos (0U)
  3172. #define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
  3173. #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */
  3174. #define CAN_F8R1_FB1_Pos (1U)
  3175. #define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
  3176. #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */
  3177. #define CAN_F8R1_FB2_Pos (2U)
  3178. #define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
  3179. #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */
  3180. #define CAN_F8R1_FB3_Pos (3U)
  3181. #define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
  3182. #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */
  3183. #define CAN_F8R1_FB4_Pos (4U)
  3184. #define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
  3185. #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */
  3186. #define CAN_F8R1_FB5_Pos (5U)
  3187. #define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
  3188. #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */
  3189. #define CAN_F8R1_FB6_Pos (6U)
  3190. #define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
  3191. #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */
  3192. #define CAN_F8R1_FB7_Pos (7U)
  3193. #define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
  3194. #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */
  3195. #define CAN_F8R1_FB8_Pos (8U)
  3196. #define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
  3197. #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */
  3198. #define CAN_F8R1_FB9_Pos (9U)
  3199. #define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
  3200. #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */
  3201. #define CAN_F8R1_FB10_Pos (10U)
  3202. #define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
  3203. #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */
  3204. #define CAN_F8R1_FB11_Pos (11U)
  3205. #define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
  3206. #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */
  3207. #define CAN_F8R1_FB12_Pos (12U)
  3208. #define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
  3209. #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */
  3210. #define CAN_F8R1_FB13_Pos (13U)
  3211. #define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
  3212. #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */
  3213. #define CAN_F8R1_FB14_Pos (14U)
  3214. #define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
  3215. #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */
  3216. #define CAN_F8R1_FB15_Pos (15U)
  3217. #define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
  3218. #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */
  3219. #define CAN_F8R1_FB16_Pos (16U)
  3220. #define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
  3221. #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */
  3222. #define CAN_F8R1_FB17_Pos (17U)
  3223. #define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
  3224. #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */
  3225. #define CAN_F8R1_FB18_Pos (18U)
  3226. #define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
  3227. #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */
  3228. #define CAN_F8R1_FB19_Pos (19U)
  3229. #define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
  3230. #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */
  3231. #define CAN_F8R1_FB20_Pos (20U)
  3232. #define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
  3233. #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */
  3234. #define CAN_F8R1_FB21_Pos (21U)
  3235. #define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
  3236. #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */
  3237. #define CAN_F8R1_FB22_Pos (22U)
  3238. #define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
  3239. #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */
  3240. #define CAN_F8R1_FB23_Pos (23U)
  3241. #define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
  3242. #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */
  3243. #define CAN_F8R1_FB24_Pos (24U)
  3244. #define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
  3245. #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */
  3246. #define CAN_F8R1_FB25_Pos (25U)
  3247. #define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
  3248. #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */
  3249. #define CAN_F8R1_FB26_Pos (26U)
  3250. #define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
  3251. #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */
  3252. #define CAN_F8R1_FB27_Pos (27U)
  3253. #define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
  3254. #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */
  3255. #define CAN_F8R1_FB28_Pos (28U)
  3256. #define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
  3257. #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */
  3258. #define CAN_F8R1_FB29_Pos (29U)
  3259. #define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
  3260. #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */
  3261. #define CAN_F8R1_FB30_Pos (30U)
  3262. #define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
  3263. #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */
  3264. #define CAN_F8R1_FB31_Pos (31U)
  3265. #define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
  3266. #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */
  3267. /******************* Bit definition for CAN_F9R1 register *******************/
  3268. #define CAN_F9R1_FB0_Pos (0U)
  3269. #define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
  3270. #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */
  3271. #define CAN_F9R1_FB1_Pos (1U)
  3272. #define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
  3273. #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */
  3274. #define CAN_F9R1_FB2_Pos (2U)
  3275. #define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
  3276. #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */
  3277. #define CAN_F9R1_FB3_Pos (3U)
  3278. #define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
  3279. #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */
  3280. #define CAN_F9R1_FB4_Pos (4U)
  3281. #define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
  3282. #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */
  3283. #define CAN_F9R1_FB5_Pos (5U)
  3284. #define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
  3285. #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */
  3286. #define CAN_F9R1_FB6_Pos (6U)
  3287. #define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
  3288. #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */
  3289. #define CAN_F9R1_FB7_Pos (7U)
  3290. #define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
  3291. #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */
  3292. #define CAN_F9R1_FB8_Pos (8U)
  3293. #define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
  3294. #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */
  3295. #define CAN_F9R1_FB9_Pos (9U)
  3296. #define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
  3297. #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */
  3298. #define CAN_F9R1_FB10_Pos (10U)
  3299. #define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
  3300. #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */
  3301. #define CAN_F9R1_FB11_Pos (11U)
  3302. #define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
  3303. #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */
  3304. #define CAN_F9R1_FB12_Pos (12U)
  3305. #define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
  3306. #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */
  3307. #define CAN_F9R1_FB13_Pos (13U)
  3308. #define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
  3309. #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */
  3310. #define CAN_F9R1_FB14_Pos (14U)
  3311. #define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
  3312. #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */
  3313. #define CAN_F9R1_FB15_Pos (15U)
  3314. #define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
  3315. #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */
  3316. #define CAN_F9R1_FB16_Pos (16U)
  3317. #define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
  3318. #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */
  3319. #define CAN_F9R1_FB17_Pos (17U)
  3320. #define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
  3321. #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */
  3322. #define CAN_F9R1_FB18_Pos (18U)
  3323. #define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
  3324. #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */
  3325. #define CAN_F9R1_FB19_Pos (19U)
  3326. #define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
  3327. #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */
  3328. #define CAN_F9R1_FB20_Pos (20U)
  3329. #define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
  3330. #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */
  3331. #define CAN_F9R1_FB21_Pos (21U)
  3332. #define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
  3333. #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */
  3334. #define CAN_F9R1_FB22_Pos (22U)
  3335. #define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
  3336. #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */
  3337. #define CAN_F9R1_FB23_Pos (23U)
  3338. #define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
  3339. #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */
  3340. #define CAN_F9R1_FB24_Pos (24U)
  3341. #define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
  3342. #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */
  3343. #define CAN_F9R1_FB25_Pos (25U)
  3344. #define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
  3345. #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */
  3346. #define CAN_F9R1_FB26_Pos (26U)
  3347. #define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
  3348. #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */
  3349. #define CAN_F9R1_FB27_Pos (27U)
  3350. #define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
  3351. #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */
  3352. #define CAN_F9R1_FB28_Pos (28U)
  3353. #define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
  3354. #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */
  3355. #define CAN_F9R1_FB29_Pos (29U)
  3356. #define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
  3357. #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */
  3358. #define CAN_F9R1_FB30_Pos (30U)
  3359. #define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
  3360. #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */
  3361. #define CAN_F9R1_FB31_Pos (31U)
  3362. #define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
  3363. #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */
  3364. /******************* Bit definition for CAN_F10R1 register ******************/
  3365. #define CAN_F10R1_FB0_Pos (0U)
  3366. #define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
  3367. #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */
  3368. #define CAN_F10R1_FB1_Pos (1U)
  3369. #define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
  3370. #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */
  3371. #define CAN_F10R1_FB2_Pos (2U)
  3372. #define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
  3373. #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */
  3374. #define CAN_F10R1_FB3_Pos (3U)
  3375. #define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
  3376. #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */
  3377. #define CAN_F10R1_FB4_Pos (4U)
  3378. #define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
  3379. #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */
  3380. #define CAN_F10R1_FB5_Pos (5U)
  3381. #define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
  3382. #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */
  3383. #define CAN_F10R1_FB6_Pos (6U)
  3384. #define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
  3385. #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */
  3386. #define CAN_F10R1_FB7_Pos (7U)
  3387. #define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
  3388. #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */
  3389. #define CAN_F10R1_FB8_Pos (8U)
  3390. #define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
  3391. #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */
  3392. #define CAN_F10R1_FB9_Pos (9U)
  3393. #define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
  3394. #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */
  3395. #define CAN_F10R1_FB10_Pos (10U)
  3396. #define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
  3397. #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */
  3398. #define CAN_F10R1_FB11_Pos (11U)
  3399. #define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
  3400. #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */
  3401. #define CAN_F10R1_FB12_Pos (12U)
  3402. #define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
  3403. #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */
  3404. #define CAN_F10R1_FB13_Pos (13U)
  3405. #define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
  3406. #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */
  3407. #define CAN_F10R1_FB14_Pos (14U)
  3408. #define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
  3409. #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */
  3410. #define CAN_F10R1_FB15_Pos (15U)
  3411. #define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
  3412. #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */
  3413. #define CAN_F10R1_FB16_Pos (16U)
  3414. #define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
  3415. #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */
  3416. #define CAN_F10R1_FB17_Pos (17U)
  3417. #define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
  3418. #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */
  3419. #define CAN_F10R1_FB18_Pos (18U)
  3420. #define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
  3421. #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */
  3422. #define CAN_F10R1_FB19_Pos (19U)
  3423. #define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
  3424. #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */
  3425. #define CAN_F10R1_FB20_Pos (20U)
  3426. #define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
  3427. #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */
  3428. #define CAN_F10R1_FB21_Pos (21U)
  3429. #define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
  3430. #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */
  3431. #define CAN_F10R1_FB22_Pos (22U)
  3432. #define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
  3433. #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */
  3434. #define CAN_F10R1_FB23_Pos (23U)
  3435. #define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
  3436. #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */
  3437. #define CAN_F10R1_FB24_Pos (24U)
  3438. #define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
  3439. #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */
  3440. #define CAN_F10R1_FB25_Pos (25U)
  3441. #define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
  3442. #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */
  3443. #define CAN_F10R1_FB26_Pos (26U)
  3444. #define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
  3445. #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */
  3446. #define CAN_F10R1_FB27_Pos (27U)
  3447. #define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
  3448. #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */
  3449. #define CAN_F10R1_FB28_Pos (28U)
  3450. #define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
  3451. #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */
  3452. #define CAN_F10R1_FB29_Pos (29U)
  3453. #define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
  3454. #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */
  3455. #define CAN_F10R1_FB30_Pos (30U)
  3456. #define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
  3457. #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */
  3458. #define CAN_F10R1_FB31_Pos (31U)
  3459. #define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
  3460. #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */
  3461. /******************* Bit definition for CAN_F11R1 register ******************/
  3462. #define CAN_F11R1_FB0_Pos (0U)
  3463. #define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
  3464. #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */
  3465. #define CAN_F11R1_FB1_Pos (1U)
  3466. #define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
  3467. #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */
  3468. #define CAN_F11R1_FB2_Pos (2U)
  3469. #define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
  3470. #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */
  3471. #define CAN_F11R1_FB3_Pos (3U)
  3472. #define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
  3473. #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */
  3474. #define CAN_F11R1_FB4_Pos (4U)
  3475. #define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
  3476. #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */
  3477. #define CAN_F11R1_FB5_Pos (5U)
  3478. #define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
  3479. #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */
  3480. #define CAN_F11R1_FB6_Pos (6U)
  3481. #define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
  3482. #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */
  3483. #define CAN_F11R1_FB7_Pos (7U)
  3484. #define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
  3485. #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */
  3486. #define CAN_F11R1_FB8_Pos (8U)
  3487. #define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
  3488. #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */
  3489. #define CAN_F11R1_FB9_Pos (9U)
  3490. #define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
  3491. #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */
  3492. #define CAN_F11R1_FB10_Pos (10U)
  3493. #define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
  3494. #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */
  3495. #define CAN_F11R1_FB11_Pos (11U)
  3496. #define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
  3497. #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */
  3498. #define CAN_F11R1_FB12_Pos (12U)
  3499. #define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
  3500. #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */
  3501. #define CAN_F11R1_FB13_Pos (13U)
  3502. #define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
  3503. #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */
  3504. #define CAN_F11R1_FB14_Pos (14U)
  3505. #define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
  3506. #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */
  3507. #define CAN_F11R1_FB15_Pos (15U)
  3508. #define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
  3509. #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */
  3510. #define CAN_F11R1_FB16_Pos (16U)
  3511. #define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
  3512. #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */
  3513. #define CAN_F11R1_FB17_Pos (17U)
  3514. #define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
  3515. #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */
  3516. #define CAN_F11R1_FB18_Pos (18U)
  3517. #define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
  3518. #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */
  3519. #define CAN_F11R1_FB19_Pos (19U)
  3520. #define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
  3521. #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */
  3522. #define CAN_F11R1_FB20_Pos (20U)
  3523. #define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
  3524. #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */
  3525. #define CAN_F11R1_FB21_Pos (21U)
  3526. #define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
  3527. #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */
  3528. #define CAN_F11R1_FB22_Pos (22U)
  3529. #define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
  3530. #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */
  3531. #define CAN_F11R1_FB23_Pos (23U)
  3532. #define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
  3533. #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */
  3534. #define CAN_F11R1_FB24_Pos (24U)
  3535. #define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
  3536. #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */
  3537. #define CAN_F11R1_FB25_Pos (25U)
  3538. #define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
  3539. #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */
  3540. #define CAN_F11R1_FB26_Pos (26U)
  3541. #define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
  3542. #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */
  3543. #define CAN_F11R1_FB27_Pos (27U)
  3544. #define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
  3545. #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */
  3546. #define CAN_F11R1_FB28_Pos (28U)
  3547. #define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
  3548. #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */
  3549. #define CAN_F11R1_FB29_Pos (29U)
  3550. #define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
  3551. #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */
  3552. #define CAN_F11R1_FB30_Pos (30U)
  3553. #define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
  3554. #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */
  3555. #define CAN_F11R1_FB31_Pos (31U)
  3556. #define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
  3557. #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */
  3558. /******************* Bit definition for CAN_F12R1 register ******************/
  3559. #define CAN_F12R1_FB0_Pos (0U)
  3560. #define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
  3561. #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */
  3562. #define CAN_F12R1_FB1_Pos (1U)
  3563. #define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
  3564. #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */
  3565. #define CAN_F12R1_FB2_Pos (2U)
  3566. #define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
  3567. #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */
  3568. #define CAN_F12R1_FB3_Pos (3U)
  3569. #define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
  3570. #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */
  3571. #define CAN_F12R1_FB4_Pos (4U)
  3572. #define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
  3573. #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */
  3574. #define CAN_F12R1_FB5_Pos (5U)
  3575. #define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
  3576. #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */
  3577. #define CAN_F12R1_FB6_Pos (6U)
  3578. #define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
  3579. #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */
  3580. #define CAN_F12R1_FB7_Pos (7U)
  3581. #define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
  3582. #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */
  3583. #define CAN_F12R1_FB8_Pos (8U)
  3584. #define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
  3585. #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */
  3586. #define CAN_F12R1_FB9_Pos (9U)
  3587. #define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
  3588. #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */
  3589. #define CAN_F12R1_FB10_Pos (10U)
  3590. #define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
  3591. #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */
  3592. #define CAN_F12R1_FB11_Pos (11U)
  3593. #define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
  3594. #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */
  3595. #define CAN_F12R1_FB12_Pos (12U)
  3596. #define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
  3597. #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */
  3598. #define CAN_F12R1_FB13_Pos (13U)
  3599. #define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
  3600. #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */
  3601. #define CAN_F12R1_FB14_Pos (14U)
  3602. #define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
  3603. #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */
  3604. #define CAN_F12R1_FB15_Pos (15U)
  3605. #define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
  3606. #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */
  3607. #define CAN_F12R1_FB16_Pos (16U)
  3608. #define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
  3609. #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */
  3610. #define CAN_F12R1_FB17_Pos (17U)
  3611. #define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
  3612. #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */
  3613. #define CAN_F12R1_FB18_Pos (18U)
  3614. #define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
  3615. #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */
  3616. #define CAN_F12R1_FB19_Pos (19U)
  3617. #define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
  3618. #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */
  3619. #define CAN_F12R1_FB20_Pos (20U)
  3620. #define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
  3621. #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */
  3622. #define CAN_F12R1_FB21_Pos (21U)
  3623. #define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
  3624. #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */
  3625. #define CAN_F12R1_FB22_Pos (22U)
  3626. #define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
  3627. #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */
  3628. #define CAN_F12R1_FB23_Pos (23U)
  3629. #define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
  3630. #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */
  3631. #define CAN_F12R1_FB24_Pos (24U)
  3632. #define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
  3633. #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */
  3634. #define CAN_F12R1_FB25_Pos (25U)
  3635. #define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
  3636. #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */
  3637. #define CAN_F12R1_FB26_Pos (26U)
  3638. #define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
  3639. #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */
  3640. #define CAN_F12R1_FB27_Pos (27U)
  3641. #define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
  3642. #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */
  3643. #define CAN_F12R1_FB28_Pos (28U)
  3644. #define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
  3645. #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */
  3646. #define CAN_F12R1_FB29_Pos (29U)
  3647. #define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
  3648. #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */
  3649. #define CAN_F12R1_FB30_Pos (30U)
  3650. #define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
  3651. #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */
  3652. #define CAN_F12R1_FB31_Pos (31U)
  3653. #define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
  3654. #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */
  3655. /******************* Bit definition for CAN_F13R1 register ******************/
  3656. #define CAN_F13R1_FB0_Pos (0U)
  3657. #define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
  3658. #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */
  3659. #define CAN_F13R1_FB1_Pos (1U)
  3660. #define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
  3661. #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */
  3662. #define CAN_F13R1_FB2_Pos (2U)
  3663. #define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
  3664. #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */
  3665. #define CAN_F13R1_FB3_Pos (3U)
  3666. #define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
  3667. #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */
  3668. #define CAN_F13R1_FB4_Pos (4U)
  3669. #define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
  3670. #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */
  3671. #define CAN_F13R1_FB5_Pos (5U)
  3672. #define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
  3673. #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */
  3674. #define CAN_F13R1_FB6_Pos (6U)
  3675. #define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
  3676. #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */
  3677. #define CAN_F13R1_FB7_Pos (7U)
  3678. #define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
  3679. #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */
  3680. #define CAN_F13R1_FB8_Pos (8U)
  3681. #define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
  3682. #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */
  3683. #define CAN_F13R1_FB9_Pos (9U)
  3684. #define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
  3685. #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */
  3686. #define CAN_F13R1_FB10_Pos (10U)
  3687. #define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
  3688. #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */
  3689. #define CAN_F13R1_FB11_Pos (11U)
  3690. #define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
  3691. #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */
  3692. #define CAN_F13R1_FB12_Pos (12U)
  3693. #define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
  3694. #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */
  3695. #define CAN_F13R1_FB13_Pos (13U)
  3696. #define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
  3697. #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */
  3698. #define CAN_F13R1_FB14_Pos (14U)
  3699. #define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
  3700. #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */
  3701. #define CAN_F13R1_FB15_Pos (15U)
  3702. #define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
  3703. #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */
  3704. #define CAN_F13R1_FB16_Pos (16U)
  3705. #define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
  3706. #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */
  3707. #define CAN_F13R1_FB17_Pos (17U)
  3708. #define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
  3709. #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */
  3710. #define CAN_F13R1_FB18_Pos (18U)
  3711. #define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
  3712. #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */
  3713. #define CAN_F13R1_FB19_Pos (19U)
  3714. #define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
  3715. #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */
  3716. #define CAN_F13R1_FB20_Pos (20U)
  3717. #define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
  3718. #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */
  3719. #define CAN_F13R1_FB21_Pos (21U)
  3720. #define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
  3721. #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */
  3722. #define CAN_F13R1_FB22_Pos (22U)
  3723. #define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
  3724. #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */
  3725. #define CAN_F13R1_FB23_Pos (23U)
  3726. #define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
  3727. #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */
  3728. #define CAN_F13R1_FB24_Pos (24U)
  3729. #define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
  3730. #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */
  3731. #define CAN_F13R1_FB25_Pos (25U)
  3732. #define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
  3733. #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */
  3734. #define CAN_F13R1_FB26_Pos (26U)
  3735. #define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
  3736. #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */
  3737. #define CAN_F13R1_FB27_Pos (27U)
  3738. #define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
  3739. #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */
  3740. #define CAN_F13R1_FB28_Pos (28U)
  3741. #define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
  3742. #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */
  3743. #define CAN_F13R1_FB29_Pos (29U)
  3744. #define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
  3745. #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */
  3746. #define CAN_F13R1_FB30_Pos (30U)
  3747. #define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
  3748. #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */
  3749. #define CAN_F13R1_FB31_Pos (31U)
  3750. #define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
  3751. #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */
  3752. /******************* Bit definition for CAN_F0R2 register *******************/
  3753. #define CAN_F0R2_FB0_Pos (0U)
  3754. #define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
  3755. #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */
  3756. #define CAN_F0R2_FB1_Pos (1U)
  3757. #define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
  3758. #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */
  3759. #define CAN_F0R2_FB2_Pos (2U)
  3760. #define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
  3761. #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */
  3762. #define CAN_F0R2_FB3_Pos (3U)
  3763. #define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
  3764. #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */
  3765. #define CAN_F0R2_FB4_Pos (4U)
  3766. #define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
  3767. #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */
  3768. #define CAN_F0R2_FB5_Pos (5U)
  3769. #define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
  3770. #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */
  3771. #define CAN_F0R2_FB6_Pos (6U)
  3772. #define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
  3773. #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */
  3774. #define CAN_F0R2_FB7_Pos (7U)
  3775. #define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
  3776. #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */
  3777. #define CAN_F0R2_FB8_Pos (8U)
  3778. #define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
  3779. #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */
  3780. #define CAN_F0R2_FB9_Pos (9U)
  3781. #define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
  3782. #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */
  3783. #define CAN_F0R2_FB10_Pos (10U)
  3784. #define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
  3785. #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */
  3786. #define CAN_F0R2_FB11_Pos (11U)
  3787. #define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
  3788. #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */
  3789. #define CAN_F0R2_FB12_Pos (12U)
  3790. #define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
  3791. #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */
  3792. #define CAN_F0R2_FB13_Pos (13U)
  3793. #define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
  3794. #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */
  3795. #define CAN_F0R2_FB14_Pos (14U)
  3796. #define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
  3797. #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */
  3798. #define CAN_F0R2_FB15_Pos (15U)
  3799. #define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
  3800. #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */
  3801. #define CAN_F0R2_FB16_Pos (16U)
  3802. #define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
  3803. #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */
  3804. #define CAN_F0R2_FB17_Pos (17U)
  3805. #define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
  3806. #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */
  3807. #define CAN_F0R2_FB18_Pos (18U)
  3808. #define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
  3809. #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */
  3810. #define CAN_F0R2_FB19_Pos (19U)
  3811. #define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
  3812. #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */
  3813. #define CAN_F0R2_FB20_Pos (20U)
  3814. #define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
  3815. #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */
  3816. #define CAN_F0R2_FB21_Pos (21U)
  3817. #define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
  3818. #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */
  3819. #define CAN_F0R2_FB22_Pos (22U)
  3820. #define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
  3821. #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */
  3822. #define CAN_F0R2_FB23_Pos (23U)
  3823. #define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
  3824. #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */
  3825. #define CAN_F0R2_FB24_Pos (24U)
  3826. #define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
  3827. #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */
  3828. #define CAN_F0R2_FB25_Pos (25U)
  3829. #define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
  3830. #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */
  3831. #define CAN_F0R2_FB26_Pos (26U)
  3832. #define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
  3833. #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */
  3834. #define CAN_F0R2_FB27_Pos (27U)
  3835. #define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
  3836. #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */
  3837. #define CAN_F0R2_FB28_Pos (28U)
  3838. #define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
  3839. #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */
  3840. #define CAN_F0R2_FB29_Pos (29U)
  3841. #define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
  3842. #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */
  3843. #define CAN_F0R2_FB30_Pos (30U)
  3844. #define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
  3845. #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */
  3846. #define CAN_F0R2_FB31_Pos (31U)
  3847. #define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
  3848. #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */
  3849. /******************* Bit definition for CAN_F1R2 register *******************/
  3850. #define CAN_F1R2_FB0_Pos (0U)
  3851. #define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
  3852. #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */
  3853. #define CAN_F1R2_FB1_Pos (1U)
  3854. #define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
  3855. #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */
  3856. #define CAN_F1R2_FB2_Pos (2U)
  3857. #define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
  3858. #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */
  3859. #define CAN_F1R2_FB3_Pos (3U)
  3860. #define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
  3861. #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */
  3862. #define CAN_F1R2_FB4_Pos (4U)
  3863. #define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
  3864. #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */
  3865. #define CAN_F1R2_FB5_Pos (5U)
  3866. #define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
  3867. #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */
  3868. #define CAN_F1R2_FB6_Pos (6U)
  3869. #define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
  3870. #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */
  3871. #define CAN_F1R2_FB7_Pos (7U)
  3872. #define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
  3873. #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */
  3874. #define CAN_F1R2_FB8_Pos (8U)
  3875. #define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
  3876. #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */
  3877. #define CAN_F1R2_FB9_Pos (9U)
  3878. #define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
  3879. #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */
  3880. #define CAN_F1R2_FB10_Pos (10U)
  3881. #define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
  3882. #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */
  3883. #define CAN_F1R2_FB11_Pos (11U)
  3884. #define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
  3885. #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */
  3886. #define CAN_F1R2_FB12_Pos (12U)
  3887. #define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
  3888. #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */
  3889. #define CAN_F1R2_FB13_Pos (13U)
  3890. #define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
  3891. #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */
  3892. #define CAN_F1R2_FB14_Pos (14U)
  3893. #define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
  3894. #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */
  3895. #define CAN_F1R2_FB15_Pos (15U)
  3896. #define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
  3897. #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */
  3898. #define CAN_F1R2_FB16_Pos (16U)
  3899. #define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
  3900. #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */
  3901. #define CAN_F1R2_FB17_Pos (17U)
  3902. #define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
  3903. #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */
  3904. #define CAN_F1R2_FB18_Pos (18U)
  3905. #define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
  3906. #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */
  3907. #define CAN_F1R2_FB19_Pos (19U)
  3908. #define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
  3909. #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */
  3910. #define CAN_F1R2_FB20_Pos (20U)
  3911. #define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
  3912. #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */
  3913. #define CAN_F1R2_FB21_Pos (21U)
  3914. #define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
  3915. #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */
  3916. #define CAN_F1R2_FB22_Pos (22U)
  3917. #define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
  3918. #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */
  3919. #define CAN_F1R2_FB23_Pos (23U)
  3920. #define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
  3921. #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */
  3922. #define CAN_F1R2_FB24_Pos (24U)
  3923. #define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
  3924. #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */
  3925. #define CAN_F1R2_FB25_Pos (25U)
  3926. #define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
  3927. #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */
  3928. #define CAN_F1R2_FB26_Pos (26U)
  3929. #define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
  3930. #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */
  3931. #define CAN_F1R2_FB27_Pos (27U)
  3932. #define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
  3933. #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */
  3934. #define CAN_F1R2_FB28_Pos (28U)
  3935. #define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
  3936. #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */
  3937. #define CAN_F1R2_FB29_Pos (29U)
  3938. #define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
  3939. #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */
  3940. #define CAN_F1R2_FB30_Pos (30U)
  3941. #define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
  3942. #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */
  3943. #define CAN_F1R2_FB31_Pos (31U)
  3944. #define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
  3945. #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */
  3946. /******************* Bit definition for CAN_F2R2 register *******************/
  3947. #define CAN_F2R2_FB0_Pos (0U)
  3948. #define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
  3949. #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */
  3950. #define CAN_F2R2_FB1_Pos (1U)
  3951. #define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
  3952. #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */
  3953. #define CAN_F2R2_FB2_Pos (2U)
  3954. #define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
  3955. #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */
  3956. #define CAN_F2R2_FB3_Pos (3U)
  3957. #define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
  3958. #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */
  3959. #define CAN_F2R2_FB4_Pos (4U)
  3960. #define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
  3961. #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */
  3962. #define CAN_F2R2_FB5_Pos (5U)
  3963. #define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
  3964. #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */
  3965. #define CAN_F2R2_FB6_Pos (6U)
  3966. #define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
  3967. #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */
  3968. #define CAN_F2R2_FB7_Pos (7U)
  3969. #define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
  3970. #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */
  3971. #define CAN_F2R2_FB8_Pos (8U)
  3972. #define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
  3973. #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */
  3974. #define CAN_F2R2_FB9_Pos (9U)
  3975. #define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
  3976. #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */
  3977. #define CAN_F2R2_FB10_Pos (10U)
  3978. #define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
  3979. #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */
  3980. #define CAN_F2R2_FB11_Pos (11U)
  3981. #define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
  3982. #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */
  3983. #define CAN_F2R2_FB12_Pos (12U)
  3984. #define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
  3985. #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */
  3986. #define CAN_F2R2_FB13_Pos (13U)
  3987. #define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
  3988. #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */
  3989. #define CAN_F2R2_FB14_Pos (14U)
  3990. #define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
  3991. #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */
  3992. #define CAN_F2R2_FB15_Pos (15U)
  3993. #define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
  3994. #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */
  3995. #define CAN_F2R2_FB16_Pos (16U)
  3996. #define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
  3997. #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */
  3998. #define CAN_F2R2_FB17_Pos (17U)
  3999. #define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
  4000. #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */
  4001. #define CAN_F2R2_FB18_Pos (18U)
  4002. #define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
  4003. #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */
  4004. #define CAN_F2R2_FB19_Pos (19U)
  4005. #define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
  4006. #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */
  4007. #define CAN_F2R2_FB20_Pos (20U)
  4008. #define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
  4009. #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */
  4010. #define CAN_F2R2_FB21_Pos (21U)
  4011. #define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
  4012. #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */
  4013. #define CAN_F2R2_FB22_Pos (22U)
  4014. #define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
  4015. #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */
  4016. #define CAN_F2R2_FB23_Pos (23U)
  4017. #define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
  4018. #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */
  4019. #define CAN_F2R2_FB24_Pos (24U)
  4020. #define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
  4021. #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */
  4022. #define CAN_F2R2_FB25_Pos (25U)
  4023. #define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
  4024. #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */
  4025. #define CAN_F2R2_FB26_Pos (26U)
  4026. #define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
  4027. #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */
  4028. #define CAN_F2R2_FB27_Pos (27U)
  4029. #define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
  4030. #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */
  4031. #define CAN_F2R2_FB28_Pos (28U)
  4032. #define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
  4033. #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */
  4034. #define CAN_F2R2_FB29_Pos (29U)
  4035. #define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
  4036. #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */
  4037. #define CAN_F2R2_FB30_Pos (30U)
  4038. #define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
  4039. #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */
  4040. #define CAN_F2R2_FB31_Pos (31U)
  4041. #define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
  4042. #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */
  4043. /******************* Bit definition for CAN_F3R2 register *******************/
  4044. #define CAN_F3R2_FB0_Pos (0U)
  4045. #define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
  4046. #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */
  4047. #define CAN_F3R2_FB1_Pos (1U)
  4048. #define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
  4049. #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */
  4050. #define CAN_F3R2_FB2_Pos (2U)
  4051. #define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
  4052. #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */
  4053. #define CAN_F3R2_FB3_Pos (3U)
  4054. #define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
  4055. #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */
  4056. #define CAN_F3R2_FB4_Pos (4U)
  4057. #define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
  4058. #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */
  4059. #define CAN_F3R2_FB5_Pos (5U)
  4060. #define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
  4061. #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */
  4062. #define CAN_F3R2_FB6_Pos (6U)
  4063. #define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
  4064. #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */
  4065. #define CAN_F3R2_FB7_Pos (7U)
  4066. #define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
  4067. #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */
  4068. #define CAN_F3R2_FB8_Pos (8U)
  4069. #define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
  4070. #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */
  4071. #define CAN_F3R2_FB9_Pos (9U)
  4072. #define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
  4073. #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */
  4074. #define CAN_F3R2_FB10_Pos (10U)
  4075. #define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
  4076. #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */
  4077. #define CAN_F3R2_FB11_Pos (11U)
  4078. #define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
  4079. #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */
  4080. #define CAN_F3R2_FB12_Pos (12U)
  4081. #define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
  4082. #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */
  4083. #define CAN_F3R2_FB13_Pos (13U)
  4084. #define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
  4085. #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */
  4086. #define CAN_F3R2_FB14_Pos (14U)
  4087. #define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
  4088. #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */
  4089. #define CAN_F3R2_FB15_Pos (15U)
  4090. #define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
  4091. #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */
  4092. #define CAN_F3R2_FB16_Pos (16U)
  4093. #define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
  4094. #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */
  4095. #define CAN_F3R2_FB17_Pos (17U)
  4096. #define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
  4097. #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */
  4098. #define CAN_F3R2_FB18_Pos (18U)
  4099. #define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
  4100. #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */
  4101. #define CAN_F3R2_FB19_Pos (19U)
  4102. #define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
  4103. #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */
  4104. #define CAN_F3R2_FB20_Pos (20U)
  4105. #define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
  4106. #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */
  4107. #define CAN_F3R2_FB21_Pos (21U)
  4108. #define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
  4109. #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */
  4110. #define CAN_F3R2_FB22_Pos (22U)
  4111. #define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
  4112. #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */
  4113. #define CAN_F3R2_FB23_Pos (23U)
  4114. #define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
  4115. #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */
  4116. #define CAN_F3R2_FB24_Pos (24U)
  4117. #define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
  4118. #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */
  4119. #define CAN_F3R2_FB25_Pos (25U)
  4120. #define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
  4121. #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */
  4122. #define CAN_F3R2_FB26_Pos (26U)
  4123. #define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
  4124. #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */
  4125. #define CAN_F3R2_FB27_Pos (27U)
  4126. #define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
  4127. #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */
  4128. #define CAN_F3R2_FB28_Pos (28U)
  4129. #define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
  4130. #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */
  4131. #define CAN_F3R2_FB29_Pos (29U)
  4132. #define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
  4133. #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */
  4134. #define CAN_F3R2_FB30_Pos (30U)
  4135. #define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
  4136. #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */
  4137. #define CAN_F3R2_FB31_Pos (31U)
  4138. #define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
  4139. #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */
  4140. /******************* Bit definition for CAN_F4R2 register *******************/
  4141. #define CAN_F4R2_FB0_Pos (0U)
  4142. #define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
  4143. #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */
  4144. #define CAN_F4R2_FB1_Pos (1U)
  4145. #define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
  4146. #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */
  4147. #define CAN_F4R2_FB2_Pos (2U)
  4148. #define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
  4149. #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */
  4150. #define CAN_F4R2_FB3_Pos (3U)
  4151. #define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
  4152. #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */
  4153. #define CAN_F4R2_FB4_Pos (4U)
  4154. #define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
  4155. #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */
  4156. #define CAN_F4R2_FB5_Pos (5U)
  4157. #define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
  4158. #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */
  4159. #define CAN_F4R2_FB6_Pos (6U)
  4160. #define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
  4161. #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */
  4162. #define CAN_F4R2_FB7_Pos (7U)
  4163. #define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
  4164. #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */
  4165. #define CAN_F4R2_FB8_Pos (8U)
  4166. #define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
  4167. #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */
  4168. #define CAN_F4R2_FB9_Pos (9U)
  4169. #define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
  4170. #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */
  4171. #define CAN_F4R2_FB10_Pos (10U)
  4172. #define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
  4173. #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */
  4174. #define CAN_F4R2_FB11_Pos (11U)
  4175. #define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
  4176. #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */
  4177. #define CAN_F4R2_FB12_Pos (12U)
  4178. #define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
  4179. #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */
  4180. #define CAN_F4R2_FB13_Pos (13U)
  4181. #define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
  4182. #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */
  4183. #define CAN_F4R2_FB14_Pos (14U)
  4184. #define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
  4185. #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */
  4186. #define CAN_F4R2_FB15_Pos (15U)
  4187. #define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
  4188. #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */
  4189. #define CAN_F4R2_FB16_Pos (16U)
  4190. #define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
  4191. #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */
  4192. #define CAN_F4R2_FB17_Pos (17U)
  4193. #define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
  4194. #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */
  4195. #define CAN_F4R2_FB18_Pos (18U)
  4196. #define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
  4197. #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */
  4198. #define CAN_F4R2_FB19_Pos (19U)
  4199. #define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
  4200. #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */
  4201. #define CAN_F4R2_FB20_Pos (20U)
  4202. #define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
  4203. #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */
  4204. #define CAN_F4R2_FB21_Pos (21U)
  4205. #define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
  4206. #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */
  4207. #define CAN_F4R2_FB22_Pos (22U)
  4208. #define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
  4209. #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */
  4210. #define CAN_F4R2_FB23_Pos (23U)
  4211. #define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
  4212. #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */
  4213. #define CAN_F4R2_FB24_Pos (24U)
  4214. #define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
  4215. #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */
  4216. #define CAN_F4R2_FB25_Pos (25U)
  4217. #define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
  4218. #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */
  4219. #define CAN_F4R2_FB26_Pos (26U)
  4220. #define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
  4221. #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */
  4222. #define CAN_F4R2_FB27_Pos (27U)
  4223. #define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
  4224. #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */
  4225. #define CAN_F4R2_FB28_Pos (28U)
  4226. #define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
  4227. #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */
  4228. #define CAN_F4R2_FB29_Pos (29U)
  4229. #define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
  4230. #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */
  4231. #define CAN_F4R2_FB30_Pos (30U)
  4232. #define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
  4233. #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */
  4234. #define CAN_F4R2_FB31_Pos (31U)
  4235. #define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
  4236. #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */
  4237. /******************* Bit definition for CAN_F5R2 register *******************/
  4238. #define CAN_F5R2_FB0_Pos (0U)
  4239. #define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
  4240. #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */
  4241. #define CAN_F5R2_FB1_Pos (1U)
  4242. #define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
  4243. #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */
  4244. #define CAN_F5R2_FB2_Pos (2U)
  4245. #define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
  4246. #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */
  4247. #define CAN_F5R2_FB3_Pos (3U)
  4248. #define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
  4249. #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */
  4250. #define CAN_F5R2_FB4_Pos (4U)
  4251. #define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
  4252. #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */
  4253. #define CAN_F5R2_FB5_Pos (5U)
  4254. #define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
  4255. #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */
  4256. #define CAN_F5R2_FB6_Pos (6U)
  4257. #define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
  4258. #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */
  4259. #define CAN_F5R2_FB7_Pos (7U)
  4260. #define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
  4261. #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */
  4262. #define CAN_F5R2_FB8_Pos (8U)
  4263. #define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
  4264. #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */
  4265. #define CAN_F5R2_FB9_Pos (9U)
  4266. #define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
  4267. #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */
  4268. #define CAN_F5R2_FB10_Pos (10U)
  4269. #define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
  4270. #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */
  4271. #define CAN_F5R2_FB11_Pos (11U)
  4272. #define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
  4273. #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */
  4274. #define CAN_F5R2_FB12_Pos (12U)
  4275. #define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
  4276. #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */
  4277. #define CAN_F5R2_FB13_Pos (13U)
  4278. #define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
  4279. #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */
  4280. #define CAN_F5R2_FB14_Pos (14U)
  4281. #define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
  4282. #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */
  4283. #define CAN_F5R2_FB15_Pos (15U)
  4284. #define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
  4285. #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */
  4286. #define CAN_F5R2_FB16_Pos (16U)
  4287. #define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
  4288. #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */
  4289. #define CAN_F5R2_FB17_Pos (17U)
  4290. #define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
  4291. #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */
  4292. #define CAN_F5R2_FB18_Pos (18U)
  4293. #define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
  4294. #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */
  4295. #define CAN_F5R2_FB19_Pos (19U)
  4296. #define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
  4297. #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */
  4298. #define CAN_F5R2_FB20_Pos (20U)
  4299. #define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
  4300. #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */
  4301. #define CAN_F5R2_FB21_Pos (21U)
  4302. #define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
  4303. #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */
  4304. #define CAN_F5R2_FB22_Pos (22U)
  4305. #define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
  4306. #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */
  4307. #define CAN_F5R2_FB23_Pos (23U)
  4308. #define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
  4309. #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */
  4310. #define CAN_F5R2_FB24_Pos (24U)
  4311. #define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
  4312. #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */
  4313. #define CAN_F5R2_FB25_Pos (25U)
  4314. #define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
  4315. #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */
  4316. #define CAN_F5R2_FB26_Pos (26U)
  4317. #define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
  4318. #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */
  4319. #define CAN_F5R2_FB27_Pos (27U)
  4320. #define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
  4321. #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */
  4322. #define CAN_F5R2_FB28_Pos (28U)
  4323. #define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
  4324. #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */
  4325. #define CAN_F5R2_FB29_Pos (29U)
  4326. #define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
  4327. #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */
  4328. #define CAN_F5R2_FB30_Pos (30U)
  4329. #define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
  4330. #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */
  4331. #define CAN_F5R2_FB31_Pos (31U)
  4332. #define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
  4333. #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */
  4334. /******************* Bit definition for CAN_F6R2 register *******************/
  4335. #define CAN_F6R2_FB0_Pos (0U)
  4336. #define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
  4337. #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */
  4338. #define CAN_F6R2_FB1_Pos (1U)
  4339. #define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
  4340. #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */
  4341. #define CAN_F6R2_FB2_Pos (2U)
  4342. #define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
  4343. #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */
  4344. #define CAN_F6R2_FB3_Pos (3U)
  4345. #define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
  4346. #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */
  4347. #define CAN_F6R2_FB4_Pos (4U)
  4348. #define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
  4349. #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */
  4350. #define CAN_F6R2_FB5_Pos (5U)
  4351. #define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
  4352. #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */
  4353. #define CAN_F6R2_FB6_Pos (6U)
  4354. #define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
  4355. #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */
  4356. #define CAN_F6R2_FB7_Pos (7U)
  4357. #define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
  4358. #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */
  4359. #define CAN_F6R2_FB8_Pos (8U)
  4360. #define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
  4361. #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */
  4362. #define CAN_F6R2_FB9_Pos (9U)
  4363. #define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
  4364. #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */
  4365. #define CAN_F6R2_FB10_Pos (10U)
  4366. #define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
  4367. #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */
  4368. #define CAN_F6R2_FB11_Pos (11U)
  4369. #define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
  4370. #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */
  4371. #define CAN_F6R2_FB12_Pos (12U)
  4372. #define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
  4373. #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */
  4374. #define CAN_F6R2_FB13_Pos (13U)
  4375. #define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
  4376. #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */
  4377. #define CAN_F6R2_FB14_Pos (14U)
  4378. #define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
  4379. #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */
  4380. #define CAN_F6R2_FB15_Pos (15U)
  4381. #define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
  4382. #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */
  4383. #define CAN_F6R2_FB16_Pos (16U)
  4384. #define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
  4385. #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */
  4386. #define CAN_F6R2_FB17_Pos (17U)
  4387. #define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
  4388. #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */
  4389. #define CAN_F6R2_FB18_Pos (18U)
  4390. #define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
  4391. #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */
  4392. #define CAN_F6R2_FB19_Pos (19U)
  4393. #define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
  4394. #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */
  4395. #define CAN_F6R2_FB20_Pos (20U)
  4396. #define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
  4397. #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */
  4398. #define CAN_F6R2_FB21_Pos (21U)
  4399. #define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
  4400. #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */
  4401. #define CAN_F6R2_FB22_Pos (22U)
  4402. #define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
  4403. #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */
  4404. #define CAN_F6R2_FB23_Pos (23U)
  4405. #define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
  4406. #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */
  4407. #define CAN_F6R2_FB24_Pos (24U)
  4408. #define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
  4409. #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */
  4410. #define CAN_F6R2_FB25_Pos (25U)
  4411. #define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
  4412. #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */
  4413. #define CAN_F6R2_FB26_Pos (26U)
  4414. #define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
  4415. #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */
  4416. #define CAN_F6R2_FB27_Pos (27U)
  4417. #define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
  4418. #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */
  4419. #define CAN_F6R2_FB28_Pos (28U)
  4420. #define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
  4421. #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */
  4422. #define CAN_F6R2_FB29_Pos (29U)
  4423. #define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
  4424. #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */
  4425. #define CAN_F6R2_FB30_Pos (30U)
  4426. #define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
  4427. #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */
  4428. #define CAN_F6R2_FB31_Pos (31U)
  4429. #define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
  4430. #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */
  4431. /******************* Bit definition for CAN_F7R2 register *******************/
  4432. #define CAN_F7R2_FB0_Pos (0U)
  4433. #define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
  4434. #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */
  4435. #define CAN_F7R2_FB1_Pos (1U)
  4436. #define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
  4437. #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */
  4438. #define CAN_F7R2_FB2_Pos (2U)
  4439. #define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
  4440. #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */
  4441. #define CAN_F7R2_FB3_Pos (3U)
  4442. #define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
  4443. #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */
  4444. #define CAN_F7R2_FB4_Pos (4U)
  4445. #define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
  4446. #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */
  4447. #define CAN_F7R2_FB5_Pos (5U)
  4448. #define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
  4449. #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */
  4450. #define CAN_F7R2_FB6_Pos (6U)
  4451. #define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
  4452. #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */
  4453. #define CAN_F7R2_FB7_Pos (7U)
  4454. #define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
  4455. #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */
  4456. #define CAN_F7R2_FB8_Pos (8U)
  4457. #define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
  4458. #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */
  4459. #define CAN_F7R2_FB9_Pos (9U)
  4460. #define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
  4461. #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */
  4462. #define CAN_F7R2_FB10_Pos (10U)
  4463. #define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
  4464. #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */
  4465. #define CAN_F7R2_FB11_Pos (11U)
  4466. #define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
  4467. #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */
  4468. #define CAN_F7R2_FB12_Pos (12U)
  4469. #define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
  4470. #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */
  4471. #define CAN_F7R2_FB13_Pos (13U)
  4472. #define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
  4473. #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */
  4474. #define CAN_F7R2_FB14_Pos (14U)
  4475. #define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
  4476. #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */
  4477. #define CAN_F7R2_FB15_Pos (15U)
  4478. #define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
  4479. #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */
  4480. #define CAN_F7R2_FB16_Pos (16U)
  4481. #define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
  4482. #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */
  4483. #define CAN_F7R2_FB17_Pos (17U)
  4484. #define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
  4485. #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */
  4486. #define CAN_F7R2_FB18_Pos (18U)
  4487. #define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
  4488. #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */
  4489. #define CAN_F7R2_FB19_Pos (19U)
  4490. #define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
  4491. #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */
  4492. #define CAN_F7R2_FB20_Pos (20U)
  4493. #define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
  4494. #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */
  4495. #define CAN_F7R2_FB21_Pos (21U)
  4496. #define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
  4497. #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */
  4498. #define CAN_F7R2_FB22_Pos (22U)
  4499. #define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
  4500. #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */
  4501. #define CAN_F7R2_FB23_Pos (23U)
  4502. #define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
  4503. #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */
  4504. #define CAN_F7R2_FB24_Pos (24U)
  4505. #define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
  4506. #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */
  4507. #define CAN_F7R2_FB25_Pos (25U)
  4508. #define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
  4509. #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */
  4510. #define CAN_F7R2_FB26_Pos (26U)
  4511. #define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
  4512. #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */
  4513. #define CAN_F7R2_FB27_Pos (27U)
  4514. #define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
  4515. #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */
  4516. #define CAN_F7R2_FB28_Pos (28U)
  4517. #define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
  4518. #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */
  4519. #define CAN_F7R2_FB29_Pos (29U)
  4520. #define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
  4521. #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */
  4522. #define CAN_F7R2_FB30_Pos (30U)
  4523. #define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
  4524. #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */
  4525. #define CAN_F7R2_FB31_Pos (31U)
  4526. #define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
  4527. #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */
  4528. /******************* Bit definition for CAN_F8R2 register *******************/
  4529. #define CAN_F8R2_FB0_Pos (0U)
  4530. #define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
  4531. #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */
  4532. #define CAN_F8R2_FB1_Pos (1U)
  4533. #define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
  4534. #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */
  4535. #define CAN_F8R2_FB2_Pos (2U)
  4536. #define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
  4537. #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */
  4538. #define CAN_F8R2_FB3_Pos (3U)
  4539. #define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
  4540. #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */
  4541. #define CAN_F8R2_FB4_Pos (4U)
  4542. #define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
  4543. #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */
  4544. #define CAN_F8R2_FB5_Pos (5U)
  4545. #define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
  4546. #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */
  4547. #define CAN_F8R2_FB6_Pos (6U)
  4548. #define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
  4549. #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */
  4550. #define CAN_F8R2_FB7_Pos (7U)
  4551. #define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
  4552. #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */
  4553. #define CAN_F8R2_FB8_Pos (8U)
  4554. #define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
  4555. #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */
  4556. #define CAN_F8R2_FB9_Pos (9U)
  4557. #define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
  4558. #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */
  4559. #define CAN_F8R2_FB10_Pos (10U)
  4560. #define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
  4561. #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */
  4562. #define CAN_F8R2_FB11_Pos (11U)
  4563. #define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
  4564. #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */
  4565. #define CAN_F8R2_FB12_Pos (12U)
  4566. #define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
  4567. #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */
  4568. #define CAN_F8R2_FB13_Pos (13U)
  4569. #define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
  4570. #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */
  4571. #define CAN_F8R2_FB14_Pos (14U)
  4572. #define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
  4573. #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */
  4574. #define CAN_F8R2_FB15_Pos (15U)
  4575. #define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
  4576. #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */
  4577. #define CAN_F8R2_FB16_Pos (16U)
  4578. #define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
  4579. #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */
  4580. #define CAN_F8R2_FB17_Pos (17U)
  4581. #define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
  4582. #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */
  4583. #define CAN_F8R2_FB18_Pos (18U)
  4584. #define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
  4585. #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */
  4586. #define CAN_F8R2_FB19_Pos (19U)
  4587. #define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
  4588. #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */
  4589. #define CAN_F8R2_FB20_Pos (20U)
  4590. #define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
  4591. #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */
  4592. #define CAN_F8R2_FB21_Pos (21U)
  4593. #define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
  4594. #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */
  4595. #define CAN_F8R2_FB22_Pos (22U)
  4596. #define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
  4597. #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */
  4598. #define CAN_F8R2_FB23_Pos (23U)
  4599. #define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
  4600. #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */
  4601. #define CAN_F8R2_FB24_Pos (24U)
  4602. #define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
  4603. #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */
  4604. #define CAN_F8R2_FB25_Pos (25U)
  4605. #define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
  4606. #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */
  4607. #define CAN_F8R2_FB26_Pos (26U)
  4608. #define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
  4609. #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */
  4610. #define CAN_F8R2_FB27_Pos (27U)
  4611. #define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
  4612. #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */
  4613. #define CAN_F8R2_FB28_Pos (28U)
  4614. #define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
  4615. #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */
  4616. #define CAN_F8R2_FB29_Pos (29U)
  4617. #define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
  4618. #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */
  4619. #define CAN_F8R2_FB30_Pos (30U)
  4620. #define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
  4621. #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */
  4622. #define CAN_F8R2_FB31_Pos (31U)
  4623. #define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
  4624. #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */
  4625. /******************* Bit definition for CAN_F9R2 register *******************/
  4626. #define CAN_F9R2_FB0_Pos (0U)
  4627. #define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
  4628. #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */
  4629. #define CAN_F9R2_FB1_Pos (1U)
  4630. #define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
  4631. #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */
  4632. #define CAN_F9R2_FB2_Pos (2U)
  4633. #define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
  4634. #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */
  4635. #define CAN_F9R2_FB3_Pos (3U)
  4636. #define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
  4637. #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */
  4638. #define CAN_F9R2_FB4_Pos (4U)
  4639. #define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
  4640. #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */
  4641. #define CAN_F9R2_FB5_Pos (5U)
  4642. #define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
  4643. #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */
  4644. #define CAN_F9R2_FB6_Pos (6U)
  4645. #define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
  4646. #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */
  4647. #define CAN_F9R2_FB7_Pos (7U)
  4648. #define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
  4649. #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */
  4650. #define CAN_F9R2_FB8_Pos (8U)
  4651. #define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
  4652. #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */
  4653. #define CAN_F9R2_FB9_Pos (9U)
  4654. #define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
  4655. #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */
  4656. #define CAN_F9R2_FB10_Pos (10U)
  4657. #define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
  4658. #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */
  4659. #define CAN_F9R2_FB11_Pos (11U)
  4660. #define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
  4661. #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */
  4662. #define CAN_F9R2_FB12_Pos (12U)
  4663. #define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
  4664. #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */
  4665. #define CAN_F9R2_FB13_Pos (13U)
  4666. #define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
  4667. #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */
  4668. #define CAN_F9R2_FB14_Pos (14U)
  4669. #define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
  4670. #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */
  4671. #define CAN_F9R2_FB15_Pos (15U)
  4672. #define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
  4673. #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */
  4674. #define CAN_F9R2_FB16_Pos (16U)
  4675. #define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
  4676. #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */
  4677. #define CAN_F9R2_FB17_Pos (17U)
  4678. #define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
  4679. #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */
  4680. #define CAN_F9R2_FB18_Pos (18U)
  4681. #define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
  4682. #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */
  4683. #define CAN_F9R2_FB19_Pos (19U)
  4684. #define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
  4685. #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */
  4686. #define CAN_F9R2_FB20_Pos (20U)
  4687. #define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
  4688. #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */
  4689. #define CAN_F9R2_FB21_Pos (21U)
  4690. #define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
  4691. #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */
  4692. #define CAN_F9R2_FB22_Pos (22U)
  4693. #define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
  4694. #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */
  4695. #define CAN_F9R2_FB23_Pos (23U)
  4696. #define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
  4697. #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */
  4698. #define CAN_F9R2_FB24_Pos (24U)
  4699. #define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
  4700. #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */
  4701. #define CAN_F9R2_FB25_Pos (25U)
  4702. #define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
  4703. #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */
  4704. #define CAN_F9R2_FB26_Pos (26U)
  4705. #define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
  4706. #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */
  4707. #define CAN_F9R2_FB27_Pos (27U)
  4708. #define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
  4709. #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */
  4710. #define CAN_F9R2_FB28_Pos (28U)
  4711. #define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
  4712. #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */
  4713. #define CAN_F9R2_FB29_Pos (29U)
  4714. #define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
  4715. #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */
  4716. #define CAN_F9R2_FB30_Pos (30U)
  4717. #define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
  4718. #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */
  4719. #define CAN_F9R2_FB31_Pos (31U)
  4720. #define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
  4721. #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */
  4722. /******************* Bit definition for CAN_F10R2 register ******************/
  4723. #define CAN_F10R2_FB0_Pos (0U)
  4724. #define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
  4725. #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */
  4726. #define CAN_F10R2_FB1_Pos (1U)
  4727. #define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
  4728. #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */
  4729. #define CAN_F10R2_FB2_Pos (2U)
  4730. #define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
  4731. #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */
  4732. #define CAN_F10R2_FB3_Pos (3U)
  4733. #define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
  4734. #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */
  4735. #define CAN_F10R2_FB4_Pos (4U)
  4736. #define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
  4737. #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */
  4738. #define CAN_F10R2_FB5_Pos (5U)
  4739. #define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
  4740. #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */
  4741. #define CAN_F10R2_FB6_Pos (6U)
  4742. #define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
  4743. #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */
  4744. #define CAN_F10R2_FB7_Pos (7U)
  4745. #define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
  4746. #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */
  4747. #define CAN_F10R2_FB8_Pos (8U)
  4748. #define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
  4749. #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */
  4750. #define CAN_F10R2_FB9_Pos (9U)
  4751. #define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
  4752. #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */
  4753. #define CAN_F10R2_FB10_Pos (10U)
  4754. #define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
  4755. #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */
  4756. #define CAN_F10R2_FB11_Pos (11U)
  4757. #define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
  4758. #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */
  4759. #define CAN_F10R2_FB12_Pos (12U)
  4760. #define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
  4761. #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */
  4762. #define CAN_F10R2_FB13_Pos (13U)
  4763. #define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
  4764. #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */
  4765. #define CAN_F10R2_FB14_Pos (14U)
  4766. #define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
  4767. #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */
  4768. #define CAN_F10R2_FB15_Pos (15U)
  4769. #define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
  4770. #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */
  4771. #define CAN_F10R2_FB16_Pos (16U)
  4772. #define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
  4773. #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */
  4774. #define CAN_F10R2_FB17_Pos (17U)
  4775. #define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
  4776. #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */
  4777. #define CAN_F10R2_FB18_Pos (18U)
  4778. #define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
  4779. #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */
  4780. #define CAN_F10R2_FB19_Pos (19U)
  4781. #define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
  4782. #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */
  4783. #define CAN_F10R2_FB20_Pos (20U)
  4784. #define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
  4785. #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */
  4786. #define CAN_F10R2_FB21_Pos (21U)
  4787. #define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
  4788. #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */
  4789. #define CAN_F10R2_FB22_Pos (22U)
  4790. #define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
  4791. #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */
  4792. #define CAN_F10R2_FB23_Pos (23U)
  4793. #define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
  4794. #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */
  4795. #define CAN_F10R2_FB24_Pos (24U)
  4796. #define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
  4797. #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */
  4798. #define CAN_F10R2_FB25_Pos (25U)
  4799. #define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
  4800. #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */
  4801. #define CAN_F10R2_FB26_Pos (26U)
  4802. #define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
  4803. #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */
  4804. #define CAN_F10R2_FB27_Pos (27U)
  4805. #define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
  4806. #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */
  4807. #define CAN_F10R2_FB28_Pos (28U)
  4808. #define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
  4809. #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */
  4810. #define CAN_F10R2_FB29_Pos (29U)
  4811. #define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
  4812. #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */
  4813. #define CAN_F10R2_FB30_Pos (30U)
  4814. #define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
  4815. #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */
  4816. #define CAN_F10R2_FB31_Pos (31U)
  4817. #define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
  4818. #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */
  4819. /******************* Bit definition for CAN_F11R2 register ******************/
  4820. #define CAN_F11R2_FB0_Pos (0U)
  4821. #define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
  4822. #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */
  4823. #define CAN_F11R2_FB1_Pos (1U)
  4824. #define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
  4825. #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */
  4826. #define CAN_F11R2_FB2_Pos (2U)
  4827. #define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
  4828. #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */
  4829. #define CAN_F11R2_FB3_Pos (3U)
  4830. #define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
  4831. #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */
  4832. #define CAN_F11R2_FB4_Pos (4U)
  4833. #define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
  4834. #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */
  4835. #define CAN_F11R2_FB5_Pos (5U)
  4836. #define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
  4837. #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */
  4838. #define CAN_F11R2_FB6_Pos (6U)
  4839. #define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
  4840. #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */
  4841. #define CAN_F11R2_FB7_Pos (7U)
  4842. #define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
  4843. #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */
  4844. #define CAN_F11R2_FB8_Pos (8U)
  4845. #define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
  4846. #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */
  4847. #define CAN_F11R2_FB9_Pos (9U)
  4848. #define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
  4849. #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */
  4850. #define CAN_F11R2_FB10_Pos (10U)
  4851. #define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
  4852. #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */
  4853. #define CAN_F11R2_FB11_Pos (11U)
  4854. #define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
  4855. #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */
  4856. #define CAN_F11R2_FB12_Pos (12U)
  4857. #define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
  4858. #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */
  4859. #define CAN_F11R2_FB13_Pos (13U)
  4860. #define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
  4861. #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */
  4862. #define CAN_F11R2_FB14_Pos (14U)
  4863. #define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
  4864. #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */
  4865. #define CAN_F11R2_FB15_Pos (15U)
  4866. #define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
  4867. #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */
  4868. #define CAN_F11R2_FB16_Pos (16U)
  4869. #define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
  4870. #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */
  4871. #define CAN_F11R2_FB17_Pos (17U)
  4872. #define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
  4873. #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */
  4874. #define CAN_F11R2_FB18_Pos (18U)
  4875. #define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
  4876. #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */
  4877. #define CAN_F11R2_FB19_Pos (19U)
  4878. #define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
  4879. #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */
  4880. #define CAN_F11R2_FB20_Pos (20U)
  4881. #define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
  4882. #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */
  4883. #define CAN_F11R2_FB21_Pos (21U)
  4884. #define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
  4885. #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */
  4886. #define CAN_F11R2_FB22_Pos (22U)
  4887. #define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
  4888. #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */
  4889. #define CAN_F11R2_FB23_Pos (23U)
  4890. #define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
  4891. #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */
  4892. #define CAN_F11R2_FB24_Pos (24U)
  4893. #define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
  4894. #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */
  4895. #define CAN_F11R2_FB25_Pos (25U)
  4896. #define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
  4897. #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */
  4898. #define CAN_F11R2_FB26_Pos (26U)
  4899. #define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
  4900. #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */
  4901. #define CAN_F11R2_FB27_Pos (27U)
  4902. #define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
  4903. #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */
  4904. #define CAN_F11R2_FB28_Pos (28U)
  4905. #define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
  4906. #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */
  4907. #define CAN_F11R2_FB29_Pos (29U)
  4908. #define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
  4909. #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */
  4910. #define CAN_F11R2_FB30_Pos (30U)
  4911. #define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
  4912. #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */
  4913. #define CAN_F11R2_FB31_Pos (31U)
  4914. #define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
  4915. #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */
  4916. /******************* Bit definition for CAN_F12R2 register ******************/
  4917. #define CAN_F12R2_FB0_Pos (0U)
  4918. #define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
  4919. #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */
  4920. #define CAN_F12R2_FB1_Pos (1U)
  4921. #define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
  4922. #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */
  4923. #define CAN_F12R2_FB2_Pos (2U)
  4924. #define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
  4925. #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */
  4926. #define CAN_F12R2_FB3_Pos (3U)
  4927. #define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
  4928. #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */
  4929. #define CAN_F12R2_FB4_Pos (4U)
  4930. #define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
  4931. #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */
  4932. #define CAN_F12R2_FB5_Pos (5U)
  4933. #define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
  4934. #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */
  4935. #define CAN_F12R2_FB6_Pos (6U)
  4936. #define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
  4937. #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */
  4938. #define CAN_F12R2_FB7_Pos (7U)
  4939. #define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
  4940. #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */
  4941. #define CAN_F12R2_FB8_Pos (8U)
  4942. #define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
  4943. #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */
  4944. #define CAN_F12R2_FB9_Pos (9U)
  4945. #define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
  4946. #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */
  4947. #define CAN_F12R2_FB10_Pos (10U)
  4948. #define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
  4949. #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */
  4950. #define CAN_F12R2_FB11_Pos (11U)
  4951. #define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
  4952. #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */
  4953. #define CAN_F12R2_FB12_Pos (12U)
  4954. #define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
  4955. #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */
  4956. #define CAN_F12R2_FB13_Pos (13U)
  4957. #define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
  4958. #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */
  4959. #define CAN_F12R2_FB14_Pos (14U)
  4960. #define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
  4961. #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */
  4962. #define CAN_F12R2_FB15_Pos (15U)
  4963. #define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
  4964. #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */
  4965. #define CAN_F12R2_FB16_Pos (16U)
  4966. #define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
  4967. #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */
  4968. #define CAN_F12R2_FB17_Pos (17U)
  4969. #define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
  4970. #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */
  4971. #define CAN_F12R2_FB18_Pos (18U)
  4972. #define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
  4973. #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */
  4974. #define CAN_F12R2_FB19_Pos (19U)
  4975. #define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
  4976. #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */
  4977. #define CAN_F12R2_FB20_Pos (20U)
  4978. #define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
  4979. #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */
  4980. #define CAN_F12R2_FB21_Pos (21U)
  4981. #define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
  4982. #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */
  4983. #define CAN_F12R2_FB22_Pos (22U)
  4984. #define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
  4985. #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */
  4986. #define CAN_F12R2_FB23_Pos (23U)
  4987. #define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
  4988. #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */
  4989. #define CAN_F12R2_FB24_Pos (24U)
  4990. #define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
  4991. #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */
  4992. #define CAN_F12R2_FB25_Pos (25U)
  4993. #define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
  4994. #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */
  4995. #define CAN_F12R2_FB26_Pos (26U)
  4996. #define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
  4997. #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */
  4998. #define CAN_F12R2_FB27_Pos (27U)
  4999. #define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
  5000. #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */
  5001. #define CAN_F12R2_FB28_Pos (28U)
  5002. #define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
  5003. #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */
  5004. #define CAN_F12R2_FB29_Pos (29U)
  5005. #define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
  5006. #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */
  5007. #define CAN_F12R2_FB30_Pos (30U)
  5008. #define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
  5009. #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */
  5010. #define CAN_F12R2_FB31_Pos (31U)
  5011. #define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
  5012. #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */
  5013. /******************* Bit definition for CAN_F13R2 register ******************/
  5014. #define CAN_F13R2_FB0_Pos (0U)
  5015. #define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
  5016. #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */
  5017. #define CAN_F13R2_FB1_Pos (1U)
  5018. #define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
  5019. #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */
  5020. #define CAN_F13R2_FB2_Pos (2U)
  5021. #define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
  5022. #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */
  5023. #define CAN_F13R2_FB3_Pos (3U)
  5024. #define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
  5025. #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */
  5026. #define CAN_F13R2_FB4_Pos (4U)
  5027. #define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
  5028. #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */
  5029. #define CAN_F13R2_FB5_Pos (5U)
  5030. #define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
  5031. #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */
  5032. #define CAN_F13R2_FB6_Pos (6U)
  5033. #define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
  5034. #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */
  5035. #define CAN_F13R2_FB7_Pos (7U)
  5036. #define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
  5037. #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */
  5038. #define CAN_F13R2_FB8_Pos (8U)
  5039. #define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
  5040. #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */
  5041. #define CAN_F13R2_FB9_Pos (9U)
  5042. #define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
  5043. #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */
  5044. #define CAN_F13R2_FB10_Pos (10U)
  5045. #define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
  5046. #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */
  5047. #define CAN_F13R2_FB11_Pos (11U)
  5048. #define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
  5049. #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */
  5050. #define CAN_F13R2_FB12_Pos (12U)
  5051. #define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
  5052. #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */
  5053. #define CAN_F13R2_FB13_Pos (13U)
  5054. #define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
  5055. #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */
  5056. #define CAN_F13R2_FB14_Pos (14U)
  5057. #define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
  5058. #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */
  5059. #define CAN_F13R2_FB15_Pos (15U)
  5060. #define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
  5061. #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */
  5062. #define CAN_F13R2_FB16_Pos (16U)
  5063. #define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
  5064. #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */
  5065. #define CAN_F13R2_FB17_Pos (17U)
  5066. #define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
  5067. #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */
  5068. #define CAN_F13R2_FB18_Pos (18U)
  5069. #define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
  5070. #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */
  5071. #define CAN_F13R2_FB19_Pos (19U)
  5072. #define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
  5073. #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */
  5074. #define CAN_F13R2_FB20_Pos (20U)
  5075. #define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
  5076. #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */
  5077. #define CAN_F13R2_FB21_Pos (21U)
  5078. #define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
  5079. #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */
  5080. #define CAN_F13R2_FB22_Pos (22U)
  5081. #define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
  5082. #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */
  5083. #define CAN_F13R2_FB23_Pos (23U)
  5084. #define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
  5085. #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */
  5086. #define CAN_F13R2_FB24_Pos (24U)
  5087. #define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
  5088. #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */
  5089. #define CAN_F13R2_FB25_Pos (25U)
  5090. #define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
  5091. #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */
  5092. #define CAN_F13R2_FB26_Pos (26U)
  5093. #define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
  5094. #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */
  5095. #define CAN_F13R2_FB27_Pos (27U)
  5096. #define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
  5097. #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */
  5098. #define CAN_F13R2_FB28_Pos (28U)
  5099. #define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
  5100. #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */
  5101. #define CAN_F13R2_FB29_Pos (29U)
  5102. #define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
  5103. #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */
  5104. #define CAN_F13R2_FB30_Pos (30U)
  5105. #define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
  5106. #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */
  5107. #define CAN_F13R2_FB31_Pos (31U)
  5108. #define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
  5109. #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */
  5110. /******************************************************************************/
  5111. /* */
  5112. /* CRC calculation unit */
  5113. /* */
  5114. /******************************************************************************/
  5115. /******************* Bit definition for CRC_DR register *********************/
  5116. #define CRC_DR_DR_Pos (0U)
  5117. #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
  5118. #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
  5119. /******************* Bit definition for CRC_IDR register ********************/
  5120. #define CRC_IDR_IDR_Pos (0U)
  5121. #define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
  5122. #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
  5123. /******************** Bit definition for CRC_CR register ********************/
  5124. #define CRC_CR_RESET_Pos (0U)
  5125. #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */
  5126. #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
  5127. /******************************************************************************/
  5128. /* */
  5129. /* Digital Filter for Sigma Delta Modulators */
  5130. /* */
  5131. /******************************************************************************/
  5132. /**************** DFSDM channel configuration registers ********************/
  5133. /*************** Bit definition for DFSDM_CHCFGR1 register ******************/
  5134. #define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
  5135. #define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos) /*!< 0x80000000 */
  5136. #define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk /*!< Global enable for DFSDM interface */
  5137. #define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
  5138. #define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos) /*!< 0x40000000 */
  5139. #define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk /*!< Output serial clock source selection */
  5140. #define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
  5141. #define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos) /*!< 0x00FF0000 */
  5142. #define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk /*!< CKOUTDIV[7:0] output serial clock divider */
  5143. #define DFSDM_CHCFGR1_DATPACK_Pos (14U)
  5144. #define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x0000C000 */
  5145. #define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk /*!< DATPACK[1:0] Data packing mode */
  5146. #define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00008000 */
  5147. #define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00004000 */
  5148. #define DFSDM_CHCFGR1_DATMPX_Pos (12U)
  5149. #define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00003000 */
  5150. #define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk /*!< DATMPX[1:0] Input data multiplexer for channel y */
  5151. #define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00002000 */
  5152. #define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00001000 */
  5153. #define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
  5154. #define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos) /*!< 0x00000100 */
  5155. #define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk /*!< Serial inputs selection for channel y */
  5156. #define DFSDM_CHCFGR1_CHEN_Pos (7U)
  5157. #define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos) /*!< 0x00000080 */
  5158. #define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk /*!< Channel y enable */
  5159. #define DFSDM_CHCFGR1_CKABEN_Pos (6U)
  5160. #define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos) /*!< 0x00000040 */
  5161. #define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk /*!< Clock absence detector enable on channel y */
  5162. #define DFSDM_CHCFGR1_SCDEN_Pos (5U)
  5163. #define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos) /*!< 0x00000020 */
  5164. #define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk /*!< Short circuit detector enable on channel y */
  5165. #define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
  5166. #define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x0000000C */
  5167. #define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk /*!< SPICKSEL[1:0] SPI clock select for channel y */
  5168. #define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000008 */
  5169. #define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000004 */
  5170. #define DFSDM_CHCFGR1_SITP_Pos (0U)
  5171. #define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000003 */
  5172. #define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk /*!< SITP[1:0] Serial interface type for channel y */
  5173. #define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000002 */
  5174. #define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000001 */
  5175. /*************** Bit definition for DFSDM_CHCFGR2 register ******************/
  5176. #define DFSDM_CHCFGR2_OFFSET_Pos (8U)
  5177. #define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos) /*!< 0xFFFFFF00 */
  5178. #define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk /*!< OFFSET[23:0] 24-bit calibration offset for channel y */
  5179. #define DFSDM_CHCFGR2_DTRBS_Pos (3U)
  5180. #define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos) /*!< 0x000000F8 */
  5181. #define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk /*!< DTRBS[4:0] Data right bit-shift for channel y */
  5182. /**************** Bit definition for DFSDM_CHAWSCDR register *****************/
  5183. #define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
  5184. #define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00C00000 */
  5185. #define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk /*!< AWFORD[1:0] Analog watchdog Sinc filter order on channel y */
  5186. #define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00800000 */
  5187. #define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00400000 */
  5188. #define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
  5189. #define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos) /*!< 0x001F0000 */
  5190. #define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk /*!< AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y */
  5191. #define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
  5192. #define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos) /*!< 0x0000F000 */
  5193. #define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk /*!< BKSCD[3:0] Break signal assignment for short circuit detector on channel y */
  5194. #define DFSDM_CHAWSCDR_SCDT_Pos (0U)
  5195. #define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos) /*!< 0x000000FF */
  5196. #define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk /*!< SCDT[7:0] Short circuit detector threshold for channel y */
  5197. /**************** Bit definition for DFSDM_CHWDATR register *******************/
  5198. #define DFSDM_CHWDATR_WDATA_Pos (0U)
  5199. #define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos) /*!< 0x0000FFFF */
  5200. #define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk /*!< WDATA[15:0] Input channel y watchdog data */
  5201. /**************** Bit definition for DFSDM_CHDATINR register *****************/
  5202. #define DFSDM_CHDATINR_INDAT0_Pos (0U)
  5203. #define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos) /*!< 0x0000FFFF */
  5204. #define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk /*!< INDAT0[31:16] Input data for channel y or channel (y+1) */
  5205. #define DFSDM_CHDATINR_INDAT1_Pos (16U)
  5206. #define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos) /*!< 0xFFFF0000 */
  5207. #define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk /*!< INDAT0[15:0] Input data for channel y */
  5208. /************************ DFSDM module registers ****************************/
  5209. /***************** Bit definition for DFSDM_FLTCR1 register *******************/
  5210. #define DFSDM_FLTCR1_AWFSEL_Pos (30U)
  5211. #define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos) /*!< 0x40000000 */
  5212. #define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk /*!< Analog watchdog fast mode select */
  5213. #define DFSDM_FLTCR1_FAST_Pos (29U)
  5214. #define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos) /*!< 0x20000000 */
  5215. #define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk /*!< Fast conversion mode selection */
  5216. #define DFSDM_FLTCR1_RCH_Pos (24U)
  5217. #define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos) /*!< 0x07000000 */
  5218. #define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk /*!< RCH[2:0] Regular channel selection */
  5219. #define DFSDM_FLTCR1_RDMAEN_Pos (21U)
  5220. #define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos) /*!< 0x00200000 */
  5221. #define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk /*!< DMA channel enabled to read data for the regular conversion */
  5222. #define DFSDM_FLTCR1_RSYNC_Pos (19U)
  5223. #define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos) /*!< 0x00080000 */
  5224. #define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk /*!< Launch regular conversion synchronously with DFSDMx */
  5225. #define DFSDM_FLTCR1_RCONT_Pos (18U)
  5226. #define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos) /*!< 0x00040000 */
  5227. #define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk /*!< Continuous mode selection for regular conversions */
  5228. #define DFSDM_FLTCR1_RSWSTART_Pos (17U)
  5229. #define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos) /*!< 0x00020000 */
  5230. #define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk /*!< Software start of a conversion on the regular channel */
  5231. #define DFSDM_FLTCR1_JEXTEN_Pos (13U)
  5232. #define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00006000 */
  5233. #define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk /*!< JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions */
  5234. #define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00004000 */
  5235. #define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00002000 */
  5236. #define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
  5237. #define DFSDM_FLTCR1_JEXTSEL_Msk (0x7UL << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000700 */
  5238. #define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk /*!< JEXTSEL[2:0]Trigger signal selection for launching injected conversions */
  5239. #define DFSDM_FLTCR1_JEXTSEL_2 (0x4UL << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000400 */
  5240. #define DFSDM_FLTCR1_JEXTSEL_1 (0x2UL << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000200 */
  5241. #define DFSDM_FLTCR1_JEXTSEL_0 (0x1UL << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000100 */
  5242. #define DFSDM_FLTCR1_JDMAEN_Pos (5U)
  5243. #define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos) /*!< 0x00000020 */
  5244. #define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk /*!< DMA channel enabled to read data for the injected channel group */
  5245. #define DFSDM_FLTCR1_JSCAN_Pos (4U)
  5246. #define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos) /*!< 0x00000010 */
  5247. #define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk /*!< Scanning conversion in continuous mode selection for injected conversions */
  5248. #define DFSDM_FLTCR1_JSYNC_Pos (3U)
  5249. #define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos) /*!< 0x00000008 */
  5250. #define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk /*!< Launch an injected conversion synchronously with DFSDMx JSWSTART trigger */
  5251. #define DFSDM_FLTCR1_JSWSTART_Pos (1U)
  5252. #define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos) /*!< 0x00000002 */
  5253. #define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk /*!< Start the conversion of the injected group of channels */
  5254. #define DFSDM_FLTCR1_DFEN_Pos (0U)
  5255. #define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos) /*!< 0x00000001 */
  5256. #define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk /*!< DFSDM enable */
  5257. /***************** Bit definition for DFSDM_FLTCR2 register *******************/
  5258. #define DFSDM_FLTCR2_AWDCH_Pos (16U)
  5259. #define DFSDM_FLTCR2_AWDCH_Msk (0xFUL << DFSDM_FLTCR2_AWDCH_Pos) /*!< 0x000F0000 */
  5260. #define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk /*!< AWDCH[7:0] Analog watchdog channel selection */
  5261. #define DFSDM_FLTCR2_EXCH_Pos (8U)
  5262. #define DFSDM_FLTCR2_EXCH_Msk (0xFUL << DFSDM_FLTCR2_EXCH_Pos) /*!< 0x00000F00 */
  5263. #define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk /*!< EXCH[7:0] Extreme detector channel selection */
  5264. #define DFSDM_FLTCR2_CKABIE_Pos (6U)
  5265. #define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos) /*!< 0x00000040 */
  5266. #define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk /*!< Clock absence interrupt enable */
  5267. #define DFSDM_FLTCR2_SCDIE_Pos (5U)
  5268. #define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos) /*!< 0x00000020 */
  5269. #define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk /*!< Short circuit detector interrupt enable */
  5270. #define DFSDM_FLTCR2_AWDIE_Pos (4U)
  5271. #define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos) /*!< 0x00000010 */
  5272. #define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk /*!< Analog watchdog interrupt enable */
  5273. #define DFSDM_FLTCR2_ROVRIE_Pos (3U)
  5274. #define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos) /*!< 0x00000008 */
  5275. #define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk /*!< Regular data overrun interrupt enable */
  5276. #define DFSDM_FLTCR2_JOVRIE_Pos (2U)
  5277. #define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos) /*!< 0x00000004 */
  5278. #define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk /*!< Injected data overrun interrupt enable */
  5279. #define DFSDM_FLTCR2_REOCIE_Pos (1U)
  5280. #define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos) /*!< 0x00000002 */
  5281. #define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk /*!< Regular end of conversion interrupt enable */
  5282. #define DFSDM_FLTCR2_JEOCIE_Pos (0U)
  5283. #define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos) /*!< 0x00000001 */
  5284. #define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk /*!< Injected end of conversion interrupt enable */
  5285. /***************** Bit definition for DFSDM_FLTISR register *******************/
  5286. #define DFSDM_FLTISR_SCDF_Pos (24U)
  5287. #define DFSDM_FLTISR_SCDF_Msk (0xFUL << DFSDM_FLTISR_SCDF_Pos) /*!< 0x0F000000 */
  5288. #define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk /*!< SCDF[7:0] Short circuit detector flag */
  5289. #define DFSDM_FLTISR_CKABF_Pos (16U)
  5290. #define DFSDM_FLTISR_CKABF_Msk (0xFUL << DFSDM_FLTISR_CKABF_Pos) /*!< 0x000F0000 */
  5291. #define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk /*!< CKABF[7:0] Clock absence flag */
  5292. #define DFSDM_FLTISR_RCIP_Pos (14U)
  5293. #define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos) /*!< 0x00004000 */
  5294. #define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk /*!< Regular conversion in progress status */
  5295. #define DFSDM_FLTISR_JCIP_Pos (13U)
  5296. #define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos) /*!< 0x00002000 */
  5297. #define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk /*!< Injected conversion in progress status */
  5298. #define DFSDM_FLTISR_AWDF_Pos (4U)
  5299. #define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos) /*!< 0x00000010 */
  5300. #define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk /*!< Analog watchdog */
  5301. #define DFSDM_FLTISR_ROVRF_Pos (3U)
  5302. #define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos) /*!< 0x00000008 */
  5303. #define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk /*!< Regular conversion overrun flag */
  5304. #define DFSDM_FLTISR_JOVRF_Pos (2U)
  5305. #define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos) /*!< 0x00000004 */
  5306. #define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk /*!< Injected conversion overrun flag */
  5307. #define DFSDM_FLTISR_REOCF_Pos (1U)
  5308. #define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos) /*!< 0x00000002 */
  5309. #define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk /*!< End of regular conversion flag */
  5310. #define DFSDM_FLTISR_JEOCF_Pos (0U)
  5311. #define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos) /*!< 0x00000001 */
  5312. #define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk /*!< End of injected conversion flag */
  5313. /***************** Bit definition for DFSDM_FLTICR register *******************/
  5314. #define DFSDM_FLTICR_CLRSCDF_Pos (24U)
  5315. #define DFSDM_FLTICR_CLRSCDF_Msk (0xFUL << DFSDM_FLTICR_CLRSCDF_Pos) /*!< 0x0F000000 */
  5316. #define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk /*!< CLRSCSDF[7:0] Clear the short circuit detector flag */
  5317. #define DFSDM_FLTICR_CLRCKABF_Pos (16U)
  5318. #define DFSDM_FLTICR_CLRCKABF_Msk (0xFUL << DFSDM_FLTICR_CLRCKABF_Pos) /*!< 0x000F0000 */
  5319. #define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk /*!< CLRCKABF[7:0] Clear the clock absence flag */
  5320. #define DFSDM_FLTICR_CLRROVRF_Pos (3U)
  5321. #define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos) /*!< 0x00000008 */
  5322. #define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk /*!< Clear the regular conversion overrun flag */
  5323. #define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
  5324. #define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos) /*!< 0x00000004 */
  5325. #define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk /*!< Clear the injected conversion overrun flag */
  5326. /**************** Bit definition for DFSDM_FLTJCHGR register ******************/
  5327. #define DFSDM_FLTJCHGR_JCHG_Pos (0U)
  5328. #define DFSDM_FLTJCHGR_JCHG_Msk (0xFUL << DFSDM_FLTJCHGR_JCHG_Pos) /*!< 0x0000000F */
  5329. #define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk /*!< JCHG[7:0] Injected channel group selection */
  5330. /***************** Bit definition for DFSDM_FLTFCR register *******************/
  5331. #define DFSDM_FLTFCR_FORD_Pos (29U)
  5332. #define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos) /*!< 0xE0000000 */
  5333. #define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk /*!< FORD[2:0] Sinc filter order */
  5334. #define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos) /*!< 0x80000000 */
  5335. #define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos) /*!< 0x40000000 */
  5336. #define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos) /*!< 0x20000000 */
  5337. #define DFSDM_FLTFCR_FOSR_Pos (16U)
  5338. #define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos) /*!< 0x03FF0000 */
  5339. #define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk /*!< FOSR[9:0] Sinc filter oversampling ratio (decimation rate) */
  5340. #define DFSDM_FLTFCR_IOSR_Pos (0U)
  5341. #define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos) /*!< 0x000000FF */
  5342. #define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk /*!< IOSR[7:0] Integrator oversampling ratio (averaging length) */
  5343. /*************** Bit definition for DFSDM_FLTJDATAR register *****************/
  5344. #define DFSDM_FLTJDATAR_JDATA_Pos (8U)
  5345. #define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos) /*!< 0xFFFFFF00 */
  5346. #define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk /*!< JDATA[23:0] Injected group conversion data */
  5347. #define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
  5348. #define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos) /*!< 0x00000007 */
  5349. #define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk /*!< JDATACH[2:0] Injected channel most recently converted */
  5350. /*************** Bit definition for DFSDM_FLTRDATAR register *****************/
  5351. #define DFSDM_FLTRDATAR_RDATA_Pos (8U)
  5352. #define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos) /*!< 0xFFFFFF00 */
  5353. #define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk /*!< RDATA[23:0] Regular channel conversion data */
  5354. #define DFSDM_FLTRDATAR_RPEND_Pos (4U)
  5355. #define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos) /*!< 0x00000010 */
  5356. #define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk /*!< RPEND Regular channel pending data */
  5357. #define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
  5358. #define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos) /*!< 0x00000007 */
  5359. #define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk /*!< RDATACH[2:0] Regular channel most recently converted */
  5360. /*************** Bit definition for DFSDM_FLTAWHTR register ******************/
  5361. #define DFSDM_FLTAWHTR_AWHT_Pos (8U)
  5362. #define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos) /*!< 0xFFFFFF00 */
  5363. #define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk /*!< AWHT[23:0] Analog watchdog high threshold */
  5364. #define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
  5365. #define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos) /*!< 0x0000000F */
  5366. #define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk /*!< BKAWH[3:0] Break signal assignment to analog watchdog high threshold event */
  5367. /*************** Bit definition for DFSDM_FLTAWLTR register ******************/
  5368. #define DFSDM_FLTAWLTR_AWLT_Pos (8U)
  5369. #define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos) /*!< 0xFFFFFF00 */
  5370. #define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk /*!< AWLT[23:0] Analog watchdog low threshold */
  5371. #define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
  5372. #define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos) /*!< 0x0000000F */
  5373. #define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk /*!< BKAWL[3:0] Break signal assignment to analog watchdog low threshold event */
  5374. /*************** Bit definition for DFSDM_FLTAWSR register *******************/
  5375. #define DFSDM_FLTAWSR_AWHTF_Pos (8U)
  5376. #define DFSDM_FLTAWSR_AWHTF_Msk (0xFUL << DFSDM_FLTAWSR_AWHTF_Pos) /*!< 0x00000F00 */
  5377. #define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk /*!< AWHTF[15:8] Analog watchdog high threshold error on given channels */
  5378. #define DFSDM_FLTAWSR_AWLTF_Pos (0U)
  5379. #define DFSDM_FLTAWSR_AWLTF_Msk (0xFUL << DFSDM_FLTAWSR_AWLTF_Pos) /*!< 0x0000000F */
  5380. #define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk /*!< AWLTF[7:0] Analog watchdog low threshold error on given channels */
  5381. /*************** Bit definition for DFSDM_FLTAWCFR register ******************/
  5382. #define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
  5383. #define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos) /*!< 0x00000F00 */
  5384. #define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk /*!< CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag */
  5385. #define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
  5386. #define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos) /*!< 0x0000000F */
  5387. #define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk /*!< CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag */
  5388. /*************** Bit definition for DFSDM_FLTEXMAX register ******************/
  5389. #define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
  5390. #define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos) /*!< 0xFFFFFF00 */
  5391. #define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk /*!< EXMAX[23:0] Extreme detector maximum value */
  5392. #define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
  5393. #define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos) /*!< 0x00000007 */
  5394. #define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk /*!< EXMAXCH[2:0] Extreme detector maximum data channel */
  5395. /*************** Bit definition for DFSDM_FLTEXMIN register ******************/
  5396. #define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
  5397. #define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos) /*!< 0xFFFFFF00 */
  5398. #define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk /*!< EXMIN[23:0] Extreme detector minimum value */
  5399. #define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
  5400. #define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos) /*!< 0x00000007 */
  5401. #define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk /*!< EXMINCH[2:0] Extreme detector minimum data channel */
  5402. /*************** Bit definition for DFSDM_FLTCNVTIMR register ****************/
  5403. #define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
  5404. #define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos) /*!< 0xFFFFFFF0 */
  5405. #define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk /*!< CNVCNT[27:0]: 28-bit timer counting conversion time */
  5406. /* Legacy Defines */
  5407. #define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos
  5408. #define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk
  5409. #define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF
  5410. /******************************************************************************/
  5411. /* */
  5412. /* DMA Controller */
  5413. /* */
  5414. /******************************************************************************/
  5415. /******************** Bits definition for DMA_SxCR register *****************/
  5416. #define DMA_SxCR_CHSEL_Pos (25U)
  5417. #define DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */
  5418. #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
  5419. #define DMA_SxCR_CHSEL_0 0x02000000U
  5420. #define DMA_SxCR_CHSEL_1 0x04000000U
  5421. #define DMA_SxCR_CHSEL_2 0x08000000U
  5422. #define DMA_SxCR_MBURST_Pos (23U)
  5423. #define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */
  5424. #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
  5425. #define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */
  5426. #define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */
  5427. #define DMA_SxCR_PBURST_Pos (21U)
  5428. #define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */
  5429. #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
  5430. #define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */
  5431. #define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */
  5432. #define DMA_SxCR_CT_Pos (19U)
  5433. #define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) /*!< 0x00080000 */
  5434. #define DMA_SxCR_CT DMA_SxCR_CT_Msk
  5435. #define DMA_SxCR_DBM_Pos (18U)
  5436. #define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */
  5437. #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
  5438. #define DMA_SxCR_PL_Pos (16U)
  5439. #define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) /*!< 0x00030000 */
  5440. #define DMA_SxCR_PL DMA_SxCR_PL_Msk
  5441. #define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) /*!< 0x00010000 */
  5442. #define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) /*!< 0x00020000 */
  5443. #define DMA_SxCR_PINCOS_Pos (15U)
  5444. #define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */
  5445. #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
  5446. #define DMA_SxCR_MSIZE_Pos (13U)
  5447. #define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */
  5448. #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
  5449. #define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */
  5450. #define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */
  5451. #define DMA_SxCR_PSIZE_Pos (11U)
  5452. #define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */
  5453. #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
  5454. #define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */
  5455. #define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */
  5456. #define DMA_SxCR_MINC_Pos (10U)
  5457. #define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */
  5458. #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
  5459. #define DMA_SxCR_PINC_Pos (9U)
  5460. #define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */
  5461. #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
  5462. #define DMA_SxCR_CIRC_Pos (8U)
  5463. #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
  5464. #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
  5465. #define DMA_SxCR_DIR_Pos (6U)
  5466. #define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */
  5467. #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
  5468. #define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */
  5469. #define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */
  5470. #define DMA_SxCR_PFCTRL_Pos (5U)
  5471. #define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */
  5472. #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
  5473. #define DMA_SxCR_TCIE_Pos (4U)
  5474. #define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */
  5475. #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
  5476. #define DMA_SxCR_HTIE_Pos (3U)
  5477. #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
  5478. #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
  5479. #define DMA_SxCR_TEIE_Pos (2U)
  5480. #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
  5481. #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
  5482. #define DMA_SxCR_DMEIE_Pos (1U)
  5483. #define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */
  5484. #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
  5485. #define DMA_SxCR_EN_Pos (0U)
  5486. #define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) /*!< 0x00000001 */
  5487. #define DMA_SxCR_EN DMA_SxCR_EN_Msk
  5488. /* Legacy defines */
  5489. #define DMA_SxCR_ACK_Pos (20U)
  5490. #define DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */
  5491. #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
  5492. /******************** Bits definition for DMA_SxCNDTR register **************/
  5493. #define DMA_SxNDT_Pos (0U)
  5494. #define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) /*!< 0x0000FFFF */
  5495. #define DMA_SxNDT DMA_SxNDT_Msk
  5496. #define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) /*!< 0x00000001 */
  5497. #define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) /*!< 0x00000002 */
  5498. #define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) /*!< 0x00000004 */
  5499. #define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) /*!< 0x00000008 */
  5500. #define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) /*!< 0x00000010 */
  5501. #define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) /*!< 0x00000020 */
  5502. #define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) /*!< 0x00000040 */
  5503. #define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) /*!< 0x00000080 */
  5504. #define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) /*!< 0x00000100 */
  5505. #define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) /*!< 0x00000200 */
  5506. #define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) /*!< 0x00000400 */
  5507. #define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) /*!< 0x00000800 */
  5508. #define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) /*!< 0x00001000 */
  5509. #define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) /*!< 0x00002000 */
  5510. #define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) /*!< 0x00004000 */
  5511. #define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) /*!< 0x00008000 */
  5512. /******************** Bits definition for DMA_SxFCR register ****************/
  5513. #define DMA_SxFCR_FEIE_Pos (7U)
  5514. #define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */
  5515. #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
  5516. #define DMA_SxFCR_FS_Pos (3U)
  5517. #define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */
  5518. #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
  5519. #define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */
  5520. #define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */
  5521. #define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */
  5522. #define DMA_SxFCR_DMDIS_Pos (2U)
  5523. #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
  5524. #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
  5525. #define DMA_SxFCR_FTH_Pos (0U)
  5526. #define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */
  5527. #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
  5528. #define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */
  5529. #define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */
  5530. /******************** Bits definition for DMA_LISR register *****************/
  5531. #define DMA_LISR_TCIF3_Pos (27U)
  5532. #define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */
  5533. #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
  5534. #define DMA_LISR_HTIF3_Pos (26U)
  5535. #define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */
  5536. #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
  5537. #define DMA_LISR_TEIF3_Pos (25U)
  5538. #define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */
  5539. #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
  5540. #define DMA_LISR_DMEIF3_Pos (24U)
  5541. #define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */
  5542. #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
  5543. #define DMA_LISR_FEIF3_Pos (22U)
  5544. #define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */
  5545. #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
  5546. #define DMA_LISR_TCIF2_Pos (21U)
  5547. #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
  5548. #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
  5549. #define DMA_LISR_HTIF2_Pos (20U)
  5550. #define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */
  5551. #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
  5552. #define DMA_LISR_TEIF2_Pos (19U)
  5553. #define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */
  5554. #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
  5555. #define DMA_LISR_DMEIF2_Pos (18U)
  5556. #define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */
  5557. #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
  5558. #define DMA_LISR_FEIF2_Pos (16U)
  5559. #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
  5560. #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
  5561. #define DMA_LISR_TCIF1_Pos (11U)
  5562. #define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */
  5563. #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
  5564. #define DMA_LISR_HTIF1_Pos (10U)
  5565. #define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */
  5566. #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
  5567. #define DMA_LISR_TEIF1_Pos (9U)
  5568. #define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */
  5569. #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
  5570. #define DMA_LISR_DMEIF1_Pos (8U)
  5571. #define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */
  5572. #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
  5573. #define DMA_LISR_FEIF1_Pos (6U)
  5574. #define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */
  5575. #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
  5576. #define DMA_LISR_TCIF0_Pos (5U)
  5577. #define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */
  5578. #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
  5579. #define DMA_LISR_HTIF0_Pos (4U)
  5580. #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
  5581. #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
  5582. #define DMA_LISR_TEIF0_Pos (3U)
  5583. #define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */
  5584. #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
  5585. #define DMA_LISR_DMEIF0_Pos (2U)
  5586. #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
  5587. #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
  5588. #define DMA_LISR_FEIF0_Pos (0U)
  5589. #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
  5590. #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
  5591. /******************** Bits definition for DMA_HISR register *****************/
  5592. #define DMA_HISR_TCIF7_Pos (27U)
  5593. #define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */
  5594. #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
  5595. #define DMA_HISR_HTIF7_Pos (26U)
  5596. #define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */
  5597. #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
  5598. #define DMA_HISR_TEIF7_Pos (25U)
  5599. #define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */
  5600. #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
  5601. #define DMA_HISR_DMEIF7_Pos (24U)
  5602. #define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */
  5603. #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
  5604. #define DMA_HISR_FEIF7_Pos (22U)
  5605. #define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */
  5606. #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
  5607. #define DMA_HISR_TCIF6_Pos (21U)
  5608. #define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */
  5609. #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
  5610. #define DMA_HISR_HTIF6_Pos (20U)
  5611. #define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */
  5612. #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
  5613. #define DMA_HISR_TEIF6_Pos (19U)
  5614. #define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */
  5615. #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
  5616. #define DMA_HISR_DMEIF6_Pos (18U)
  5617. #define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */
  5618. #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
  5619. #define DMA_HISR_FEIF6_Pos (16U)
  5620. #define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */
  5621. #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
  5622. #define DMA_HISR_TCIF5_Pos (11U)
  5623. #define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */
  5624. #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
  5625. #define DMA_HISR_HTIF5_Pos (10U)
  5626. #define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */
  5627. #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
  5628. #define DMA_HISR_TEIF5_Pos (9U)
  5629. #define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */
  5630. #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
  5631. #define DMA_HISR_DMEIF5_Pos (8U)
  5632. #define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */
  5633. #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
  5634. #define DMA_HISR_FEIF5_Pos (6U)
  5635. #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */
  5636. #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
  5637. #define DMA_HISR_TCIF4_Pos (5U)
  5638. #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */
  5639. #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
  5640. #define DMA_HISR_HTIF4_Pos (4U)
  5641. #define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */
  5642. #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
  5643. #define DMA_HISR_TEIF4_Pos (3U)
  5644. #define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */
  5645. #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
  5646. #define DMA_HISR_DMEIF4_Pos (2U)
  5647. #define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */
  5648. #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
  5649. #define DMA_HISR_FEIF4_Pos (0U)
  5650. #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */
  5651. #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
  5652. /******************** Bits definition for DMA_LIFCR register ****************/
  5653. #define DMA_LIFCR_CTCIF3_Pos (27U)
  5654. #define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */
  5655. #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
  5656. #define DMA_LIFCR_CHTIF3_Pos (26U)
  5657. #define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */
  5658. #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
  5659. #define DMA_LIFCR_CTEIF3_Pos (25U)
  5660. #define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */
  5661. #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
  5662. #define DMA_LIFCR_CDMEIF3_Pos (24U)
  5663. #define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */
  5664. #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
  5665. #define DMA_LIFCR_CFEIF3_Pos (22U)
  5666. #define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */
  5667. #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
  5668. #define DMA_LIFCR_CTCIF2_Pos (21U)
  5669. #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
  5670. #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
  5671. #define DMA_LIFCR_CHTIF2_Pos (20U)
  5672. #define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */
  5673. #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
  5674. #define DMA_LIFCR_CTEIF2_Pos (19U)
  5675. #define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */
  5676. #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
  5677. #define DMA_LIFCR_CDMEIF2_Pos (18U)
  5678. #define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */
  5679. #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
  5680. #define DMA_LIFCR_CFEIF2_Pos (16U)
  5681. #define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */
  5682. #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
  5683. #define DMA_LIFCR_CTCIF1_Pos (11U)
  5684. #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
  5685. #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
  5686. #define DMA_LIFCR_CHTIF1_Pos (10U)
  5687. #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
  5688. #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
  5689. #define DMA_LIFCR_CTEIF1_Pos (9U)
  5690. #define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */
  5691. #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
  5692. #define DMA_LIFCR_CDMEIF1_Pos (8U)
  5693. #define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */
  5694. #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
  5695. #define DMA_LIFCR_CFEIF1_Pos (6U)
  5696. #define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */
  5697. #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
  5698. #define DMA_LIFCR_CTCIF0_Pos (5U)
  5699. #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */
  5700. #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
  5701. #define DMA_LIFCR_CHTIF0_Pos (4U)
  5702. #define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */
  5703. #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
  5704. #define DMA_LIFCR_CTEIF0_Pos (3U)
  5705. #define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */
  5706. #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
  5707. #define DMA_LIFCR_CDMEIF0_Pos (2U)
  5708. #define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */
  5709. #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
  5710. #define DMA_LIFCR_CFEIF0_Pos (0U)
  5711. #define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */
  5712. #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
  5713. /******************** Bits definition for DMA_HIFCR register ****************/
  5714. #define DMA_HIFCR_CTCIF7_Pos (27U)
  5715. #define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */
  5716. #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
  5717. #define DMA_HIFCR_CHTIF7_Pos (26U)
  5718. #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
  5719. #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
  5720. #define DMA_HIFCR_CTEIF7_Pos (25U)
  5721. #define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */
  5722. #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
  5723. #define DMA_HIFCR_CDMEIF7_Pos (24U)
  5724. #define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */
  5725. #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
  5726. #define DMA_HIFCR_CFEIF7_Pos (22U)
  5727. #define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */
  5728. #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
  5729. #define DMA_HIFCR_CTCIF6_Pos (21U)
  5730. #define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */
  5731. #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
  5732. #define DMA_HIFCR_CHTIF6_Pos (20U)
  5733. #define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */
  5734. #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
  5735. #define DMA_HIFCR_CTEIF6_Pos (19U)
  5736. #define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */
  5737. #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
  5738. #define DMA_HIFCR_CDMEIF6_Pos (18U)
  5739. #define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */
  5740. #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
  5741. #define DMA_HIFCR_CFEIF6_Pos (16U)
  5742. #define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */
  5743. #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
  5744. #define DMA_HIFCR_CTCIF5_Pos (11U)
  5745. #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
  5746. #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
  5747. #define DMA_HIFCR_CHTIF5_Pos (10U)
  5748. #define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */
  5749. #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
  5750. #define DMA_HIFCR_CTEIF5_Pos (9U)
  5751. #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
  5752. #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
  5753. #define DMA_HIFCR_CDMEIF5_Pos (8U)
  5754. #define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */
  5755. #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
  5756. #define DMA_HIFCR_CFEIF5_Pos (6U)
  5757. #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
  5758. #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
  5759. #define DMA_HIFCR_CTCIF4_Pos (5U)
  5760. #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
  5761. #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
  5762. #define DMA_HIFCR_CHTIF4_Pos (4U)
  5763. #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
  5764. #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
  5765. #define DMA_HIFCR_CTEIF4_Pos (3U)
  5766. #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
  5767. #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
  5768. #define DMA_HIFCR_CDMEIF4_Pos (2U)
  5769. #define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */
  5770. #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
  5771. #define DMA_HIFCR_CFEIF4_Pos (0U)
  5772. #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
  5773. #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
  5774. /****************** Bit definition for DMA_SxPAR register ********************/
  5775. #define DMA_SxPAR_PA_Pos (0U)
  5776. #define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */
  5777. #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */
  5778. /****************** Bit definition for DMA_SxM0AR register ********************/
  5779. #define DMA_SxM0AR_M0A_Pos (0U)
  5780. #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */
  5781. #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */
  5782. /****************** Bit definition for DMA_SxM1AR register ********************/
  5783. #define DMA_SxM1AR_M1A_Pos (0U)
  5784. #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */
  5785. #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */
  5786. /******************************************************************************/
  5787. /* */
  5788. /* External Interrupt/Event Controller */
  5789. /* */
  5790. /******************************************************************************/
  5791. /******************* Bit definition for EXTI_IMR register *******************/
  5792. #define EXTI_IMR_MR0_Pos (0U)
  5793. #define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
  5794. #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
  5795. #define EXTI_IMR_MR1_Pos (1U)
  5796. #define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
  5797. #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
  5798. #define EXTI_IMR_MR2_Pos (2U)
  5799. #define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
  5800. #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
  5801. #define EXTI_IMR_MR3_Pos (3U)
  5802. #define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
  5803. #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
  5804. #define EXTI_IMR_MR4_Pos (4U)
  5805. #define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
  5806. #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
  5807. #define EXTI_IMR_MR5_Pos (5U)
  5808. #define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
  5809. #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
  5810. #define EXTI_IMR_MR6_Pos (6U)
  5811. #define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
  5812. #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
  5813. #define EXTI_IMR_MR7_Pos (7U)
  5814. #define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
  5815. #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
  5816. #define EXTI_IMR_MR8_Pos (8U)
  5817. #define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
  5818. #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
  5819. #define EXTI_IMR_MR9_Pos (9U)
  5820. #define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
  5821. #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
  5822. #define EXTI_IMR_MR10_Pos (10U)
  5823. #define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
  5824. #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
  5825. #define EXTI_IMR_MR11_Pos (11U)
  5826. #define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
  5827. #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
  5828. #define EXTI_IMR_MR12_Pos (12U)
  5829. #define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
  5830. #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
  5831. #define EXTI_IMR_MR13_Pos (13U)
  5832. #define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
  5833. #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
  5834. #define EXTI_IMR_MR14_Pos (14U)
  5835. #define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
  5836. #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
  5837. #define EXTI_IMR_MR15_Pos (15U)
  5838. #define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
  5839. #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
  5840. #define EXTI_IMR_MR16_Pos (16U)
  5841. #define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
  5842. #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
  5843. #define EXTI_IMR_MR17_Pos (17U)
  5844. #define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
  5845. #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
  5846. #define EXTI_IMR_MR18_Pos (18U)
  5847. #define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
  5848. #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
  5849. #define EXTI_IMR_MR19_Pos (19U)
  5850. #define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
  5851. #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
  5852. #define EXTI_IMR_MR20_Pos (20U)
  5853. #define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */
  5854. #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */
  5855. #define EXTI_IMR_MR21_Pos (21U)
  5856. #define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */
  5857. #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */
  5858. #define EXTI_IMR_MR22_Pos (22U)
  5859. #define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */
  5860. #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */
  5861. /* Reference Defines */
  5862. #define EXTI_IMR_IM0 EXTI_IMR_MR0
  5863. #define EXTI_IMR_IM1 EXTI_IMR_MR1
  5864. #define EXTI_IMR_IM2 EXTI_IMR_MR2
  5865. #define EXTI_IMR_IM3 EXTI_IMR_MR3
  5866. #define EXTI_IMR_IM4 EXTI_IMR_MR4
  5867. #define EXTI_IMR_IM5 EXTI_IMR_MR5
  5868. #define EXTI_IMR_IM6 EXTI_IMR_MR6
  5869. #define EXTI_IMR_IM7 EXTI_IMR_MR7
  5870. #define EXTI_IMR_IM8 EXTI_IMR_MR8
  5871. #define EXTI_IMR_IM9 EXTI_IMR_MR9
  5872. #define EXTI_IMR_IM10 EXTI_IMR_MR10
  5873. #define EXTI_IMR_IM11 EXTI_IMR_MR11
  5874. #define EXTI_IMR_IM12 EXTI_IMR_MR12
  5875. #define EXTI_IMR_IM13 EXTI_IMR_MR13
  5876. #define EXTI_IMR_IM14 EXTI_IMR_MR14
  5877. #define EXTI_IMR_IM15 EXTI_IMR_MR15
  5878. #define EXTI_IMR_IM16 EXTI_IMR_MR16
  5879. #define EXTI_IMR_IM17 EXTI_IMR_MR17
  5880. #define EXTI_IMR_IM18 EXTI_IMR_MR18
  5881. #define EXTI_IMR_IM19 EXTI_IMR_MR19
  5882. #define EXTI_IMR_IM20 EXTI_IMR_MR20
  5883. #define EXTI_IMR_IM21 EXTI_IMR_MR21
  5884. #define EXTI_IMR_IM22 EXTI_IMR_MR22
  5885. #define EXTI_IMR_IM_Pos (0U)
  5886. #define EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */
  5887. #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
  5888. /******************* Bit definition for EXTI_EMR register *******************/
  5889. #define EXTI_EMR_MR0_Pos (0U)
  5890. #define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
  5891. #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
  5892. #define EXTI_EMR_MR1_Pos (1U)
  5893. #define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
  5894. #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
  5895. #define EXTI_EMR_MR2_Pos (2U)
  5896. #define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
  5897. #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
  5898. #define EXTI_EMR_MR3_Pos (3U)
  5899. #define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
  5900. #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
  5901. #define EXTI_EMR_MR4_Pos (4U)
  5902. #define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
  5903. #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
  5904. #define EXTI_EMR_MR5_Pos (5U)
  5905. #define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
  5906. #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
  5907. #define EXTI_EMR_MR6_Pos (6U)
  5908. #define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
  5909. #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
  5910. #define EXTI_EMR_MR7_Pos (7U)
  5911. #define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
  5912. #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
  5913. #define EXTI_EMR_MR8_Pos (8U)
  5914. #define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
  5915. #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
  5916. #define EXTI_EMR_MR9_Pos (9U)
  5917. #define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
  5918. #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
  5919. #define EXTI_EMR_MR10_Pos (10U)
  5920. #define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
  5921. #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
  5922. #define EXTI_EMR_MR11_Pos (11U)
  5923. #define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
  5924. #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
  5925. #define EXTI_EMR_MR12_Pos (12U)
  5926. #define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
  5927. #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
  5928. #define EXTI_EMR_MR13_Pos (13U)
  5929. #define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
  5930. #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
  5931. #define EXTI_EMR_MR14_Pos (14U)
  5932. #define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
  5933. #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
  5934. #define EXTI_EMR_MR15_Pos (15U)
  5935. #define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
  5936. #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
  5937. #define EXTI_EMR_MR16_Pos (16U)
  5938. #define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
  5939. #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
  5940. #define EXTI_EMR_MR17_Pos (17U)
  5941. #define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
  5942. #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
  5943. #define EXTI_EMR_MR18_Pos (18U)
  5944. #define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
  5945. #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
  5946. #define EXTI_EMR_MR19_Pos (19U)
  5947. #define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
  5948. #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
  5949. #define EXTI_EMR_MR20_Pos (20U)
  5950. #define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */
  5951. #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */
  5952. #define EXTI_EMR_MR21_Pos (21U)
  5953. #define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */
  5954. #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */
  5955. #define EXTI_EMR_MR22_Pos (22U)
  5956. #define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */
  5957. #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */
  5958. /* Reference Defines */
  5959. #define EXTI_EMR_EM0 EXTI_EMR_MR0
  5960. #define EXTI_EMR_EM1 EXTI_EMR_MR1
  5961. #define EXTI_EMR_EM2 EXTI_EMR_MR2
  5962. #define EXTI_EMR_EM3 EXTI_EMR_MR3
  5963. #define EXTI_EMR_EM4 EXTI_EMR_MR4
  5964. #define EXTI_EMR_EM5 EXTI_EMR_MR5
  5965. #define EXTI_EMR_EM6 EXTI_EMR_MR6
  5966. #define EXTI_EMR_EM7 EXTI_EMR_MR7
  5967. #define EXTI_EMR_EM8 EXTI_EMR_MR8
  5968. #define EXTI_EMR_EM9 EXTI_EMR_MR9
  5969. #define EXTI_EMR_EM10 EXTI_EMR_MR10
  5970. #define EXTI_EMR_EM11 EXTI_EMR_MR11
  5971. #define EXTI_EMR_EM12 EXTI_EMR_MR12
  5972. #define EXTI_EMR_EM13 EXTI_EMR_MR13
  5973. #define EXTI_EMR_EM14 EXTI_EMR_MR14
  5974. #define EXTI_EMR_EM15 EXTI_EMR_MR15
  5975. #define EXTI_EMR_EM16 EXTI_EMR_MR16
  5976. #define EXTI_EMR_EM17 EXTI_EMR_MR17
  5977. #define EXTI_EMR_EM18 EXTI_EMR_MR18
  5978. #define EXTI_EMR_EM19 EXTI_EMR_MR19
  5979. #define EXTI_EMR_EM20 EXTI_EMR_MR20
  5980. #define EXTI_EMR_EM21 EXTI_EMR_MR21
  5981. #define EXTI_EMR_EM22 EXTI_EMR_MR22
  5982. /****************** Bit definition for EXTI_RTSR register *******************/
  5983. #define EXTI_RTSR_TR0_Pos (0U)
  5984. #define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
  5985. #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
  5986. #define EXTI_RTSR_TR1_Pos (1U)
  5987. #define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
  5988. #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
  5989. #define EXTI_RTSR_TR2_Pos (2U)
  5990. #define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
  5991. #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
  5992. #define EXTI_RTSR_TR3_Pos (3U)
  5993. #define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
  5994. #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
  5995. #define EXTI_RTSR_TR4_Pos (4U)
  5996. #define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
  5997. #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
  5998. #define EXTI_RTSR_TR5_Pos (5U)
  5999. #define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
  6000. #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
  6001. #define EXTI_RTSR_TR6_Pos (6U)
  6002. #define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
  6003. #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
  6004. #define EXTI_RTSR_TR7_Pos (7U)
  6005. #define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
  6006. #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
  6007. #define EXTI_RTSR_TR8_Pos (8U)
  6008. #define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
  6009. #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
  6010. #define EXTI_RTSR_TR9_Pos (9U)
  6011. #define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
  6012. #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
  6013. #define EXTI_RTSR_TR10_Pos (10U)
  6014. #define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
  6015. #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
  6016. #define EXTI_RTSR_TR11_Pos (11U)
  6017. #define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
  6018. #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
  6019. #define EXTI_RTSR_TR12_Pos (12U)
  6020. #define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
  6021. #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
  6022. #define EXTI_RTSR_TR13_Pos (13U)
  6023. #define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
  6024. #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
  6025. #define EXTI_RTSR_TR14_Pos (14U)
  6026. #define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
  6027. #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
  6028. #define EXTI_RTSR_TR15_Pos (15U)
  6029. #define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
  6030. #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
  6031. #define EXTI_RTSR_TR16_Pos (16U)
  6032. #define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
  6033. #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
  6034. #define EXTI_RTSR_TR17_Pos (17U)
  6035. #define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
  6036. #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
  6037. #define EXTI_RTSR_TR18_Pos (18U)
  6038. #define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
  6039. #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
  6040. #define EXTI_RTSR_TR19_Pos (19U)
  6041. #define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
  6042. #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
  6043. #define EXTI_RTSR_TR20_Pos (20U)
  6044. #define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */
  6045. #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */
  6046. #define EXTI_RTSR_TR21_Pos (21U)
  6047. #define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */
  6048. #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */
  6049. #define EXTI_RTSR_TR22_Pos (22U)
  6050. #define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */
  6051. #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */
  6052. /****************** Bit definition for EXTI_FTSR register *******************/
  6053. #define EXTI_FTSR_TR0_Pos (0U)
  6054. #define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
  6055. #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
  6056. #define EXTI_FTSR_TR1_Pos (1U)
  6057. #define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
  6058. #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
  6059. #define EXTI_FTSR_TR2_Pos (2U)
  6060. #define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
  6061. #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
  6062. #define EXTI_FTSR_TR3_Pos (3U)
  6063. #define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
  6064. #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
  6065. #define EXTI_FTSR_TR4_Pos (4U)
  6066. #define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
  6067. #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
  6068. #define EXTI_FTSR_TR5_Pos (5U)
  6069. #define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
  6070. #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
  6071. #define EXTI_FTSR_TR6_Pos (6U)
  6072. #define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
  6073. #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
  6074. #define EXTI_FTSR_TR7_Pos (7U)
  6075. #define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
  6076. #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
  6077. #define EXTI_FTSR_TR8_Pos (8U)
  6078. #define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
  6079. #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
  6080. #define EXTI_FTSR_TR9_Pos (9U)
  6081. #define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
  6082. #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
  6083. #define EXTI_FTSR_TR10_Pos (10U)
  6084. #define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
  6085. #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
  6086. #define EXTI_FTSR_TR11_Pos (11U)
  6087. #define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
  6088. #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
  6089. #define EXTI_FTSR_TR12_Pos (12U)
  6090. #define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
  6091. #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
  6092. #define EXTI_FTSR_TR13_Pos (13U)
  6093. #define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
  6094. #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
  6095. #define EXTI_FTSR_TR14_Pos (14U)
  6096. #define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
  6097. #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
  6098. #define EXTI_FTSR_TR15_Pos (15U)
  6099. #define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
  6100. #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
  6101. #define EXTI_FTSR_TR16_Pos (16U)
  6102. #define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
  6103. #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
  6104. #define EXTI_FTSR_TR17_Pos (17U)
  6105. #define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
  6106. #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
  6107. #define EXTI_FTSR_TR18_Pos (18U)
  6108. #define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
  6109. #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
  6110. #define EXTI_FTSR_TR19_Pos (19U)
  6111. #define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
  6112. #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
  6113. #define EXTI_FTSR_TR20_Pos (20U)
  6114. #define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */
  6115. #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */
  6116. #define EXTI_FTSR_TR21_Pos (21U)
  6117. #define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */
  6118. #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */
  6119. #define EXTI_FTSR_TR22_Pos (22U)
  6120. #define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */
  6121. #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */
  6122. /****************** Bit definition for EXTI_SWIER register ******************/
  6123. #define EXTI_SWIER_SWIER0_Pos (0U)
  6124. #define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
  6125. #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
  6126. #define EXTI_SWIER_SWIER1_Pos (1U)
  6127. #define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
  6128. #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
  6129. #define EXTI_SWIER_SWIER2_Pos (2U)
  6130. #define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
  6131. #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
  6132. #define EXTI_SWIER_SWIER3_Pos (3U)
  6133. #define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
  6134. #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
  6135. #define EXTI_SWIER_SWIER4_Pos (4U)
  6136. #define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
  6137. #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
  6138. #define EXTI_SWIER_SWIER5_Pos (5U)
  6139. #define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
  6140. #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
  6141. #define EXTI_SWIER_SWIER6_Pos (6U)
  6142. #define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
  6143. #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
  6144. #define EXTI_SWIER_SWIER7_Pos (7U)
  6145. #define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
  6146. #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
  6147. #define EXTI_SWIER_SWIER8_Pos (8U)
  6148. #define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
  6149. #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
  6150. #define EXTI_SWIER_SWIER9_Pos (9U)
  6151. #define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
  6152. #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
  6153. #define EXTI_SWIER_SWIER10_Pos (10U)
  6154. #define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
  6155. #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
  6156. #define EXTI_SWIER_SWIER11_Pos (11U)
  6157. #define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
  6158. #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
  6159. #define EXTI_SWIER_SWIER12_Pos (12U)
  6160. #define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
  6161. #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
  6162. #define EXTI_SWIER_SWIER13_Pos (13U)
  6163. #define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
  6164. #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
  6165. #define EXTI_SWIER_SWIER14_Pos (14U)
  6166. #define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
  6167. #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
  6168. #define EXTI_SWIER_SWIER15_Pos (15U)
  6169. #define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
  6170. #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
  6171. #define EXTI_SWIER_SWIER16_Pos (16U)
  6172. #define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
  6173. #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
  6174. #define EXTI_SWIER_SWIER17_Pos (17U)
  6175. #define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
  6176. #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
  6177. #define EXTI_SWIER_SWIER18_Pos (18U)
  6178. #define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
  6179. #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
  6180. #define EXTI_SWIER_SWIER19_Pos (19U)
  6181. #define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
  6182. #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
  6183. #define EXTI_SWIER_SWIER20_Pos (20U)
  6184. #define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */
  6185. #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */
  6186. #define EXTI_SWIER_SWIER21_Pos (21U)
  6187. #define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */
  6188. #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */
  6189. #define EXTI_SWIER_SWIER22_Pos (22U)
  6190. #define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */
  6191. #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */
  6192. /******************* Bit definition for EXTI_PR register ********************/
  6193. #define EXTI_PR_PR0_Pos (0U)
  6194. #define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
  6195. #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
  6196. #define EXTI_PR_PR1_Pos (1U)
  6197. #define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
  6198. #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
  6199. #define EXTI_PR_PR2_Pos (2U)
  6200. #define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
  6201. #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
  6202. #define EXTI_PR_PR3_Pos (3U)
  6203. #define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
  6204. #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
  6205. #define EXTI_PR_PR4_Pos (4U)
  6206. #define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
  6207. #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
  6208. #define EXTI_PR_PR5_Pos (5U)
  6209. #define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
  6210. #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
  6211. #define EXTI_PR_PR6_Pos (6U)
  6212. #define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
  6213. #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
  6214. #define EXTI_PR_PR7_Pos (7U)
  6215. #define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
  6216. #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
  6217. #define EXTI_PR_PR8_Pos (8U)
  6218. #define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
  6219. #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
  6220. #define EXTI_PR_PR9_Pos (9U)
  6221. #define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
  6222. #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
  6223. #define EXTI_PR_PR10_Pos (10U)
  6224. #define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
  6225. #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
  6226. #define EXTI_PR_PR11_Pos (11U)
  6227. #define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
  6228. #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
  6229. #define EXTI_PR_PR12_Pos (12U)
  6230. #define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
  6231. #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
  6232. #define EXTI_PR_PR13_Pos (13U)
  6233. #define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
  6234. #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
  6235. #define EXTI_PR_PR14_Pos (14U)
  6236. #define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
  6237. #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
  6238. #define EXTI_PR_PR15_Pos (15U)
  6239. #define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
  6240. #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
  6241. #define EXTI_PR_PR16_Pos (16U)
  6242. #define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
  6243. #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
  6244. #define EXTI_PR_PR17_Pos (17U)
  6245. #define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
  6246. #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
  6247. #define EXTI_PR_PR18_Pos (18U)
  6248. #define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
  6249. #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
  6250. #define EXTI_PR_PR19_Pos (19U)
  6251. #define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
  6252. #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
  6253. #define EXTI_PR_PR20_Pos (20U)
  6254. #define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) /*!< 0x00100000 */
  6255. #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */
  6256. #define EXTI_PR_PR21_Pos (21U)
  6257. #define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) /*!< 0x00200000 */
  6258. #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */
  6259. #define EXTI_PR_PR22_Pos (22U)
  6260. #define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) /*!< 0x00400000 */
  6261. #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */
  6262. /******************************************************************************/
  6263. /* */
  6264. /* FLASH */
  6265. /* */
  6266. /******************************************************************************/
  6267. /******************* Bits definition for FLASH_ACR register *****************/
  6268. #define FLASH_ACR_LATENCY_Pos (0U)
  6269. #define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
  6270. #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
  6271. #define FLASH_ACR_LATENCY_0WS 0x00000000U
  6272. #define FLASH_ACR_LATENCY_1WS 0x00000001U
  6273. #define FLASH_ACR_LATENCY_2WS 0x00000002U
  6274. #define FLASH_ACR_LATENCY_3WS 0x00000003U
  6275. #define FLASH_ACR_LATENCY_4WS 0x00000004U
  6276. #define FLASH_ACR_LATENCY_5WS 0x00000005U
  6277. #define FLASH_ACR_LATENCY_6WS 0x00000006U
  6278. #define FLASH_ACR_LATENCY_7WS 0x00000007U
  6279. #define FLASH_ACR_PRFTEN_Pos (8U)
  6280. #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
  6281. #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
  6282. #define FLASH_ACR_ICEN_Pos (9U)
  6283. #define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
  6284. #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
  6285. #define FLASH_ACR_DCEN_Pos (10U)
  6286. #define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
  6287. #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
  6288. #define FLASH_ACR_ICRST_Pos (11U)
  6289. #define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
  6290. #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
  6291. #define FLASH_ACR_DCRST_Pos (12U)
  6292. #define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
  6293. #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
  6294. #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
  6295. #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
  6296. #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
  6297. #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
  6298. #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
  6299. #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
  6300. /******************* Bits definition for FLASH_SR register ******************/
  6301. #define FLASH_SR_EOP_Pos (0U)
  6302. #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
  6303. #define FLASH_SR_EOP FLASH_SR_EOP_Msk
  6304. #define FLASH_SR_SOP_Pos (1U)
  6305. #define FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) /*!< 0x00000002 */
  6306. #define FLASH_SR_SOP FLASH_SR_SOP_Msk
  6307. #define FLASH_SR_WRPERR_Pos (4U)
  6308. #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
  6309. #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
  6310. #define FLASH_SR_PGAERR_Pos (5U)
  6311. #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
  6312. #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
  6313. #define FLASH_SR_PGPERR_Pos (6U)
  6314. #define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */
  6315. #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
  6316. #define FLASH_SR_PGSERR_Pos (7U)
  6317. #define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
  6318. #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
  6319. #define FLASH_SR_RDERR_Pos (8U)
  6320. #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */
  6321. #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
  6322. #define FLASH_SR_BSY_Pos (16U)
  6323. #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
  6324. #define FLASH_SR_BSY FLASH_SR_BSY_Msk
  6325. /******************* Bits definition for FLASH_CR register ******************/
  6326. #define FLASH_CR_PG_Pos (0U)
  6327. #define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */
  6328. #define FLASH_CR_PG FLASH_CR_PG_Msk
  6329. #define FLASH_CR_SER_Pos (1U)
  6330. #define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) /*!< 0x00000002 */
  6331. #define FLASH_CR_SER FLASH_CR_SER_Msk
  6332. #define FLASH_CR_MER_Pos (2U)
  6333. #define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */
  6334. #define FLASH_CR_MER FLASH_CR_MER_Msk
  6335. #define FLASH_CR_SNB_Pos (3U)
  6336. #define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */
  6337. #define FLASH_CR_SNB FLASH_CR_SNB_Msk
  6338. #define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) /*!< 0x00000008 */
  6339. #define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) /*!< 0x00000010 */
  6340. #define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) /*!< 0x00000020 */
  6341. #define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) /*!< 0x00000040 */
  6342. #define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) /*!< 0x00000080 */
  6343. #define FLASH_CR_PSIZE_Pos (8U)
  6344. #define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */
  6345. #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
  6346. #define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */
  6347. #define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */
  6348. #define FLASH_CR_STRT_Pos (16U)
  6349. #define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
  6350. #define FLASH_CR_STRT FLASH_CR_STRT_Msk
  6351. #define FLASH_CR_EOPIE_Pos (24U)
  6352. #define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
  6353. #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
  6354. #define FLASH_CR_LOCK_Pos (31U)
  6355. #define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
  6356. #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
  6357. /******************* Bits definition for FLASH_OPTCR register ***************/
  6358. #define FLASH_OPTCR_OPTLOCK_Pos (0U)
  6359. #define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */
  6360. #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
  6361. #define FLASH_OPTCR_OPTSTRT_Pos (1U)
  6362. #define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */
  6363. #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
  6364. #define FLASH_OPTCR_BOR_LEV_0 0x00000004U
  6365. #define FLASH_OPTCR_BOR_LEV_1 0x00000008U
  6366. #define FLASH_OPTCR_BOR_LEV_Pos (2U)
  6367. #define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */
  6368. #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
  6369. #define FLASH_OPTCR_WDG_SW_Pos (5U)
  6370. #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
  6371. #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
  6372. #define FLASH_OPTCR_nRST_STOP_Pos (6U)
  6373. #define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */
  6374. #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
  6375. #define FLASH_OPTCR_nRST_STDBY_Pos (7U)
  6376. #define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */
  6377. #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
  6378. #define FLASH_OPTCR_RDP_Pos (8U)
  6379. #define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */
  6380. #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
  6381. #define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */
  6382. #define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */
  6383. #define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */
  6384. #define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */
  6385. #define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */
  6386. #define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */
  6387. #define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */
  6388. #define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */
  6389. #define FLASH_OPTCR_nWRP_Pos (16U)
  6390. #define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */
  6391. #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
  6392. #define FLASH_OPTCR_nWRP_0 0x00010000U
  6393. #define FLASH_OPTCR_nWRP_1 0x00020000U
  6394. #define FLASH_OPTCR_nWRP_2 0x00040000U
  6395. #define FLASH_OPTCR_nWRP_3 0x00080000U
  6396. #define FLASH_OPTCR_nWRP_4 0x00100000U
  6397. #define FLASH_OPTCR_nWRP_5 0x00200000U
  6398. #define FLASH_OPTCR_nWRP_6 0x00400000U
  6399. #define FLASH_OPTCR_nWRP_7 0x00800000U
  6400. #define FLASH_OPTCR_nWRP_8 0x01000000U
  6401. #define FLASH_OPTCR_nWRP_9 0x02000000U
  6402. #define FLASH_OPTCR_nWRP_10 0x04000000U
  6403. #define FLASH_OPTCR_nWRP_11 0x08000000U
  6404. /****************** Bits definition for FLASH_OPTCR1 register ***************/
  6405. #define FLASH_OPTCR1_nWRP_Pos (16U)
  6406. #define FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */
  6407. #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
  6408. #define FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */
  6409. #define FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */
  6410. #define FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */
  6411. #define FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */
  6412. #define FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */
  6413. #define FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */
  6414. #define FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */
  6415. #define FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */
  6416. #define FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */
  6417. #define FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */
  6418. #define FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */
  6419. #define FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */
  6420. /******************************************************************************/
  6421. /* */
  6422. /* Flexible Static Memory Controller */
  6423. /* */
  6424. /******************************************************************************/
  6425. /****************** Bit definition for FSMC_BCR1 register *******************/
  6426. #define FSMC_BCR1_MBKEN_Pos (0U)
  6427. #define FSMC_BCR1_MBKEN_Msk (0x1UL << FSMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */
  6428. #define FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */
  6429. #define FSMC_BCR1_MUXEN_Pos (1U)
  6430. #define FSMC_BCR1_MUXEN_Msk (0x1UL << FSMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */
  6431. #define FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6432. #define FSMC_BCR1_MTYP_Pos (2U)
  6433. #define FSMC_BCR1_MTYP_Msk (0x3UL << FSMC_BCR1_MTYP_Pos) /*!< 0x0000000C */
  6434. #define FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6435. #define FSMC_BCR1_MTYP_0 (0x1UL << FSMC_BCR1_MTYP_Pos) /*!< 0x00000004 */
  6436. #define FSMC_BCR1_MTYP_1 (0x2UL << FSMC_BCR1_MTYP_Pos) /*!< 0x00000008 */
  6437. #define FSMC_BCR1_MWID_Pos (4U)
  6438. #define FSMC_BCR1_MWID_Msk (0x3UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000030 */
  6439. #define FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6440. #define FSMC_BCR1_MWID_0 (0x1UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000010 */
  6441. #define FSMC_BCR1_MWID_1 (0x2UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000020 */
  6442. #define FSMC_BCR1_FACCEN_Pos (6U)
  6443. #define FSMC_BCR1_FACCEN_Msk (0x1UL << FSMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */
  6444. #define FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk /*!<Flash access enable */
  6445. #define FSMC_BCR1_BURSTEN_Pos (8U)
  6446. #define FSMC_BCR1_BURSTEN_Msk (0x1UL << FSMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */
  6447. #define FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */
  6448. #define FSMC_BCR1_WAITPOL_Pos (9U)
  6449. #define FSMC_BCR1_WAITPOL_Msk (0x1UL << FSMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */
  6450. #define FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */
  6451. #define FSMC_BCR1_WAITCFG_Pos (11U)
  6452. #define FSMC_BCR1_WAITCFG_Msk (0x1UL << FSMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */
  6453. #define FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */
  6454. #define FSMC_BCR1_WREN_Pos (12U)
  6455. #define FSMC_BCR1_WREN_Msk (0x1UL << FSMC_BCR1_WREN_Pos) /*!< 0x00001000 */
  6456. #define FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk /*!<Write enable bit */
  6457. #define FSMC_BCR1_WAITEN_Pos (13U)
  6458. #define FSMC_BCR1_WAITEN_Msk (0x1UL << FSMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */
  6459. #define FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk /*!<Wait enable bit */
  6460. #define FSMC_BCR1_EXTMOD_Pos (14U)
  6461. #define FSMC_BCR1_EXTMOD_Msk (0x1UL << FSMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */
  6462. #define FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */
  6463. #define FSMC_BCR1_ASYNCWAIT_Pos (15U)
  6464. #define FSMC_BCR1_ASYNCWAIT_Msk (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6465. #define FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6466. #define FSMC_BCR1_CPSIZE_Pos (16U)
  6467. #define FSMC_BCR1_CPSIZE_Msk (0x7UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */
  6468. #define FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk /*!<CRAM page size */
  6469. #define FSMC_BCR1_CPSIZE_0 (0x1UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */
  6470. #define FSMC_BCR1_CPSIZE_1 (0x2UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */
  6471. #define FSMC_BCR1_CPSIZE_2 (0x4UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */
  6472. #define FSMC_BCR1_CBURSTRW_Pos (19U)
  6473. #define FSMC_BCR1_CBURSTRW_Msk (0x1UL << FSMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */
  6474. #define FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */
  6475. #define FSMC_BCR1_CCLKEN_Pos (20U)
  6476. #define FSMC_BCR1_CCLKEN_Msk (0x1UL << FSMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */
  6477. #define FSMC_BCR1_CCLKEN FSMC_BCR1_CCLKEN_Msk /*!<Continous clock enable */
  6478. #define FSMC_BCR1_WFDIS_Pos (21U)
  6479. #define FSMC_BCR1_WFDIS_Msk (0x1UL << FSMC_BCR1_WFDIS_Pos) /*!< 0x00200000 */
  6480. #define FSMC_BCR1_WFDIS FSMC_BCR1_WFDIS_Msk /*!<Write FIFO Disable */
  6481. /****************** Bit definition for FSMC_BCR2 register *******************/
  6482. #define FSMC_BCR2_MBKEN_Pos (0U)
  6483. #define FSMC_BCR2_MBKEN_Msk (0x1UL << FSMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */
  6484. #define FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */
  6485. #define FSMC_BCR2_MUXEN_Pos (1U)
  6486. #define FSMC_BCR2_MUXEN_Msk (0x1UL << FSMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */
  6487. #define FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6488. #define FSMC_BCR2_MTYP_Pos (2U)
  6489. #define FSMC_BCR2_MTYP_Msk (0x3UL << FSMC_BCR2_MTYP_Pos) /*!< 0x0000000C */
  6490. #define FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6491. #define FSMC_BCR2_MTYP_0 (0x1UL << FSMC_BCR2_MTYP_Pos) /*!< 0x00000004 */
  6492. #define FSMC_BCR2_MTYP_1 (0x2UL << FSMC_BCR2_MTYP_Pos) /*!< 0x00000008 */
  6493. #define FSMC_BCR2_MWID_Pos (4U)
  6494. #define FSMC_BCR2_MWID_Msk (0x3UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000030 */
  6495. #define FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6496. #define FSMC_BCR2_MWID_0 (0x1UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000010 */
  6497. #define FSMC_BCR2_MWID_1 (0x2UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000020 */
  6498. #define FSMC_BCR2_FACCEN_Pos (6U)
  6499. #define FSMC_BCR2_FACCEN_Msk (0x1UL << FSMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */
  6500. #define FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk /*!<Flash access enable */
  6501. #define FSMC_BCR2_BURSTEN_Pos (8U)
  6502. #define FSMC_BCR2_BURSTEN_Msk (0x1UL << FSMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */
  6503. #define FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */
  6504. #define FSMC_BCR2_WAITPOL_Pos (9U)
  6505. #define FSMC_BCR2_WAITPOL_Msk (0x1UL << FSMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */
  6506. #define FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */
  6507. #define FSMC_BCR2_WAITCFG_Pos (11U)
  6508. #define FSMC_BCR2_WAITCFG_Msk (0x1UL << FSMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */
  6509. #define FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */
  6510. #define FSMC_BCR2_WREN_Pos (12U)
  6511. #define FSMC_BCR2_WREN_Msk (0x1UL << FSMC_BCR2_WREN_Pos) /*!< 0x00001000 */
  6512. #define FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk /*!<Write enable bit */
  6513. #define FSMC_BCR2_WAITEN_Pos (13U)
  6514. #define FSMC_BCR2_WAITEN_Msk (0x1UL << FSMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */
  6515. #define FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk /*!<Wait enable bit */
  6516. #define FSMC_BCR2_EXTMOD_Pos (14U)
  6517. #define FSMC_BCR2_EXTMOD_Msk (0x1UL << FSMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */
  6518. #define FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */
  6519. #define FSMC_BCR2_ASYNCWAIT_Pos (15U)
  6520. #define FSMC_BCR2_ASYNCWAIT_Msk (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6521. #define FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6522. #define FSMC_BCR2_CPSIZE_Pos (16U)
  6523. #define FSMC_BCR2_CPSIZE_Msk (0x7UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00070000 */
  6524. #define FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk /*!<CRAM page size */
  6525. #define FSMC_BCR2_CPSIZE_0 (0x1UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00010000 */
  6526. #define FSMC_BCR2_CPSIZE_1 (0x2UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00020000 */
  6527. #define FSMC_BCR2_CPSIZE_2 (0x4UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00040000 */
  6528. #define FSMC_BCR2_CBURSTRW_Pos (19U)
  6529. #define FSMC_BCR2_CBURSTRW_Msk (0x1UL << FSMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */
  6530. #define FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */
  6531. /****************** Bit definition for FSMC_BCR3 register *******************/
  6532. #define FSMC_BCR3_MBKEN_Pos (0U)
  6533. #define FSMC_BCR3_MBKEN_Msk (0x1UL << FSMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */
  6534. #define FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */
  6535. #define FSMC_BCR3_MUXEN_Pos (1U)
  6536. #define FSMC_BCR3_MUXEN_Msk (0x1UL << FSMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */
  6537. #define FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6538. #define FSMC_BCR3_MTYP_Pos (2U)
  6539. #define FSMC_BCR3_MTYP_Msk (0x3UL << FSMC_BCR3_MTYP_Pos) /*!< 0x0000000C */
  6540. #define FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6541. #define FSMC_BCR3_MTYP_0 (0x1UL << FSMC_BCR3_MTYP_Pos) /*!< 0x00000004 */
  6542. #define FSMC_BCR3_MTYP_1 (0x2UL << FSMC_BCR3_MTYP_Pos) /*!< 0x00000008 */
  6543. #define FSMC_BCR3_MWID_Pos (4U)
  6544. #define FSMC_BCR3_MWID_Msk (0x3UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000030 */
  6545. #define FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6546. #define FSMC_BCR3_MWID_0 (0x1UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000010 */
  6547. #define FSMC_BCR3_MWID_1 (0x2UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000020 */
  6548. #define FSMC_BCR3_FACCEN_Pos (6U)
  6549. #define FSMC_BCR3_FACCEN_Msk (0x1UL << FSMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */
  6550. #define FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk /*!<Flash access enable */
  6551. #define FSMC_BCR3_BURSTEN_Pos (8U)
  6552. #define FSMC_BCR3_BURSTEN_Msk (0x1UL << FSMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */
  6553. #define FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */
  6554. #define FSMC_BCR3_WAITPOL_Pos (9U)
  6555. #define FSMC_BCR3_WAITPOL_Msk (0x1UL << FSMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */
  6556. #define FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */
  6557. #define FSMC_BCR3_WAITCFG_Pos (11U)
  6558. #define FSMC_BCR3_WAITCFG_Msk (0x1UL << FSMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */
  6559. #define FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */
  6560. #define FSMC_BCR3_WREN_Pos (12U)
  6561. #define FSMC_BCR3_WREN_Msk (0x1UL << FSMC_BCR3_WREN_Pos) /*!< 0x00001000 */
  6562. #define FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk /*!<Write enable bit */
  6563. #define FSMC_BCR3_WAITEN_Pos (13U)
  6564. #define FSMC_BCR3_WAITEN_Msk (0x1UL << FSMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */
  6565. #define FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk /*!<Wait enable bit */
  6566. #define FSMC_BCR3_EXTMOD_Pos (14U)
  6567. #define FSMC_BCR3_EXTMOD_Msk (0x1UL << FSMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */
  6568. #define FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */
  6569. #define FSMC_BCR3_ASYNCWAIT_Pos (15U)
  6570. #define FSMC_BCR3_ASYNCWAIT_Msk (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6571. #define FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6572. #define FSMC_BCR3_CPSIZE_Pos (16U)
  6573. #define FSMC_BCR3_CPSIZE_Msk (0x7UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00070000 */
  6574. #define FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk /*!<CRAM page size */
  6575. #define FSMC_BCR3_CPSIZE_0 (0x1UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00010000 */
  6576. #define FSMC_BCR3_CPSIZE_1 (0x2UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00020000 */
  6577. #define FSMC_BCR3_CPSIZE_2 (0x4UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00040000 */
  6578. #define FSMC_BCR3_CBURSTRW_Pos (19U)
  6579. #define FSMC_BCR3_CBURSTRW_Msk (0x1UL << FSMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */
  6580. #define FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */
  6581. /****************** Bit definition for FSMC_BCR4 register *******************/
  6582. #define FSMC_BCR4_MBKEN_Pos (0U)
  6583. #define FSMC_BCR4_MBKEN_Msk (0x1UL << FSMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */
  6584. #define FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */
  6585. #define FSMC_BCR4_MUXEN_Pos (1U)
  6586. #define FSMC_BCR4_MUXEN_Msk (0x1UL << FSMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */
  6587. #define FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6588. #define FSMC_BCR4_MTYP_Pos (2U)
  6589. #define FSMC_BCR4_MTYP_Msk (0x3UL << FSMC_BCR4_MTYP_Pos) /*!< 0x0000000C */
  6590. #define FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6591. #define FSMC_BCR4_MTYP_0 (0x1UL << FSMC_BCR4_MTYP_Pos) /*!< 0x00000004 */
  6592. #define FSMC_BCR4_MTYP_1 (0x2UL << FSMC_BCR4_MTYP_Pos) /*!< 0x00000008 */
  6593. #define FSMC_BCR4_MWID_Pos (4U)
  6594. #define FSMC_BCR4_MWID_Msk (0x3UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000030 */
  6595. #define FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6596. #define FSMC_BCR4_MWID_0 (0x1UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000010 */
  6597. #define FSMC_BCR4_MWID_1 (0x2UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000020 */
  6598. #define FSMC_BCR4_FACCEN_Pos (6U)
  6599. #define FSMC_BCR4_FACCEN_Msk (0x1UL << FSMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */
  6600. #define FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk /*!<Flash access enable */
  6601. #define FSMC_BCR4_BURSTEN_Pos (8U)
  6602. #define FSMC_BCR4_BURSTEN_Msk (0x1UL << FSMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */
  6603. #define FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */
  6604. #define FSMC_BCR4_WAITPOL_Pos (9U)
  6605. #define FSMC_BCR4_WAITPOL_Msk (0x1UL << FSMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */
  6606. #define FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */
  6607. #define FSMC_BCR4_WAITCFG_Pos (11U)
  6608. #define FSMC_BCR4_WAITCFG_Msk (0x1UL << FSMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */
  6609. #define FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */
  6610. #define FSMC_BCR4_WREN_Pos (12U)
  6611. #define FSMC_BCR4_WREN_Msk (0x1UL << FSMC_BCR4_WREN_Pos) /*!< 0x00001000 */
  6612. #define FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk /*!<Write enable bit */
  6613. #define FSMC_BCR4_WAITEN_Pos (13U)
  6614. #define FSMC_BCR4_WAITEN_Msk (0x1UL << FSMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */
  6615. #define FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk /*!<Wait enable bit */
  6616. #define FSMC_BCR4_EXTMOD_Pos (14U)
  6617. #define FSMC_BCR4_EXTMOD_Msk (0x1UL << FSMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */
  6618. #define FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */
  6619. #define FSMC_BCR4_ASYNCWAIT_Pos (15U)
  6620. #define FSMC_BCR4_ASYNCWAIT_Msk (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6621. #define FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6622. #define FSMC_BCR4_CPSIZE_Pos (16U)
  6623. #define FSMC_BCR4_CPSIZE_Msk (0x7UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00070000 */
  6624. #define FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk /*!<CRAM page size */
  6625. #define FSMC_BCR4_CPSIZE_0 (0x1UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00010000 */
  6626. #define FSMC_BCR4_CPSIZE_1 (0x2UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00020000 */
  6627. #define FSMC_BCR4_CPSIZE_2 (0x4UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00040000 */
  6628. #define FSMC_BCR4_CBURSTRW_Pos (19U)
  6629. #define FSMC_BCR4_CBURSTRW_Msk (0x1UL << FSMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */
  6630. #define FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */
  6631. /****************** Bit definition for FSMC_BTR1 register ******************/
  6632. #define FSMC_BTR1_ADDSET_Pos (0U)
  6633. #define FSMC_BTR1_ADDSET_Msk (0xFUL << FSMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */
  6634. #define FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6635. #define FSMC_BTR1_ADDSET_0 (0x1UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */
  6636. #define FSMC_BTR1_ADDSET_1 (0x2UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */
  6637. #define FSMC_BTR1_ADDSET_2 (0x4UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */
  6638. #define FSMC_BTR1_ADDSET_3 (0x8UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */
  6639. #define FSMC_BTR1_ADDHLD_Pos (4U)
  6640. #define FSMC_BTR1_ADDHLD_Msk (0xFUL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */
  6641. #define FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6642. #define FSMC_BTR1_ADDHLD_0 (0x1UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */
  6643. #define FSMC_BTR1_ADDHLD_1 (0x2UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */
  6644. #define FSMC_BTR1_ADDHLD_2 (0x4UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */
  6645. #define FSMC_BTR1_ADDHLD_3 (0x8UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */
  6646. #define FSMC_BTR1_DATAST_Pos (8U)
  6647. #define FSMC_BTR1_DATAST_Msk (0xFFUL << FSMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */
  6648. #define FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6649. #define FSMC_BTR1_DATAST_0 (0x01UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000100 */
  6650. #define FSMC_BTR1_DATAST_1 (0x02UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000200 */
  6651. #define FSMC_BTR1_DATAST_2 (0x04UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000400 */
  6652. #define FSMC_BTR1_DATAST_3 (0x08UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000800 */
  6653. #define FSMC_BTR1_DATAST_4 (0x10UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00001000 */
  6654. #define FSMC_BTR1_DATAST_5 (0x20UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00002000 */
  6655. #define FSMC_BTR1_DATAST_6 (0x40UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00004000 */
  6656. #define FSMC_BTR1_DATAST_7 (0x80UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00008000 */
  6657. #define FSMC_BTR1_BUSTURN_Pos (16U)
  6658. #define FSMC_BTR1_BUSTURN_Msk (0xFUL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */
  6659. #define FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6660. #define FSMC_BTR1_BUSTURN_0 (0x1UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */
  6661. #define FSMC_BTR1_BUSTURN_1 (0x2UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */
  6662. #define FSMC_BTR1_BUSTURN_2 (0x4UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */
  6663. #define FSMC_BTR1_BUSTURN_3 (0x8UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */
  6664. #define FSMC_BTR1_CLKDIV_Pos (20U)
  6665. #define FSMC_BTR1_CLKDIV_Msk (0xFUL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */
  6666. #define FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6667. #define FSMC_BTR1_CLKDIV_0 (0x1UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */
  6668. #define FSMC_BTR1_CLKDIV_1 (0x2UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */
  6669. #define FSMC_BTR1_CLKDIV_2 (0x4UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */
  6670. #define FSMC_BTR1_CLKDIV_3 (0x8UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */
  6671. #define FSMC_BTR1_DATLAT_Pos (24U)
  6672. #define FSMC_BTR1_DATLAT_Msk (0xFUL << FSMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */
  6673. #define FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6674. #define FSMC_BTR1_DATLAT_0 (0x1UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */
  6675. #define FSMC_BTR1_DATLAT_1 (0x2UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */
  6676. #define FSMC_BTR1_DATLAT_2 (0x4UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */
  6677. #define FSMC_BTR1_DATLAT_3 (0x8UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */
  6678. #define FSMC_BTR1_ACCMOD_Pos (28U)
  6679. #define FSMC_BTR1_ACCMOD_Msk (0x3UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */
  6680. #define FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6681. #define FSMC_BTR1_ACCMOD_0 (0x1UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */
  6682. #define FSMC_BTR1_ACCMOD_1 (0x2UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */
  6683. /****************** Bit definition for FSMC_BTR2 register *******************/
  6684. #define FSMC_BTR2_ADDSET_Pos (0U)
  6685. #define FSMC_BTR2_ADDSET_Msk (0xFUL << FSMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */
  6686. #define FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6687. #define FSMC_BTR2_ADDSET_0 (0x1UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */
  6688. #define FSMC_BTR2_ADDSET_1 (0x2UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */
  6689. #define FSMC_BTR2_ADDSET_2 (0x4UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */
  6690. #define FSMC_BTR2_ADDSET_3 (0x8UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */
  6691. #define FSMC_BTR2_ADDHLD_Pos (4U)
  6692. #define FSMC_BTR2_ADDHLD_Msk (0xFUL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */
  6693. #define FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6694. #define FSMC_BTR2_ADDHLD_0 (0x1UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */
  6695. #define FSMC_BTR2_ADDHLD_1 (0x2UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */
  6696. #define FSMC_BTR2_ADDHLD_2 (0x4UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */
  6697. #define FSMC_BTR2_ADDHLD_3 (0x8UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */
  6698. #define FSMC_BTR2_DATAST_Pos (8U)
  6699. #define FSMC_BTR2_DATAST_Msk (0xFFUL << FSMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */
  6700. #define FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6701. #define FSMC_BTR2_DATAST_0 (0x01UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000100 */
  6702. #define FSMC_BTR2_DATAST_1 (0x02UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000200 */
  6703. #define FSMC_BTR2_DATAST_2 (0x04UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000400 */
  6704. #define FSMC_BTR2_DATAST_3 (0x08UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000800 */
  6705. #define FSMC_BTR2_DATAST_4 (0x10UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00001000 */
  6706. #define FSMC_BTR2_DATAST_5 (0x20UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00002000 */
  6707. #define FSMC_BTR2_DATAST_6 (0x40UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00004000 */
  6708. #define FSMC_BTR2_DATAST_7 (0x80UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00008000 */
  6709. #define FSMC_BTR2_BUSTURN_Pos (16U)
  6710. #define FSMC_BTR2_BUSTURN_Msk (0xFUL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */
  6711. #define FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6712. #define FSMC_BTR2_BUSTURN_0 (0x1UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */
  6713. #define FSMC_BTR2_BUSTURN_1 (0x2UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */
  6714. #define FSMC_BTR2_BUSTURN_2 (0x4UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */
  6715. #define FSMC_BTR2_BUSTURN_3 (0x8UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */
  6716. #define FSMC_BTR2_CLKDIV_Pos (20U)
  6717. #define FSMC_BTR2_CLKDIV_Msk (0xFUL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */
  6718. #define FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6719. #define FSMC_BTR2_CLKDIV_0 (0x1UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */
  6720. #define FSMC_BTR2_CLKDIV_1 (0x2UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */
  6721. #define FSMC_BTR2_CLKDIV_2 (0x4UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */
  6722. #define FSMC_BTR2_CLKDIV_3 (0x8UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */
  6723. #define FSMC_BTR2_DATLAT_Pos (24U)
  6724. #define FSMC_BTR2_DATLAT_Msk (0xFUL << FSMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */
  6725. #define FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6726. #define FSMC_BTR2_DATLAT_0 (0x1UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */
  6727. #define FSMC_BTR2_DATLAT_1 (0x2UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */
  6728. #define FSMC_BTR2_DATLAT_2 (0x4UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */
  6729. #define FSMC_BTR2_DATLAT_3 (0x8UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */
  6730. #define FSMC_BTR2_ACCMOD_Pos (28U)
  6731. #define FSMC_BTR2_ACCMOD_Msk (0x3UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */
  6732. #define FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6733. #define FSMC_BTR2_ACCMOD_0 (0x1UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */
  6734. #define FSMC_BTR2_ACCMOD_1 (0x2UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */
  6735. /******************* Bit definition for FSMC_BTR3 register *******************/
  6736. #define FSMC_BTR3_ADDSET_Pos (0U)
  6737. #define FSMC_BTR3_ADDSET_Msk (0xFUL << FSMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */
  6738. #define FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6739. #define FSMC_BTR3_ADDSET_0 (0x1UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */
  6740. #define FSMC_BTR3_ADDSET_1 (0x2UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */
  6741. #define FSMC_BTR3_ADDSET_2 (0x4UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */
  6742. #define FSMC_BTR3_ADDSET_3 (0x8UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */
  6743. #define FSMC_BTR3_ADDHLD_Pos (4U)
  6744. #define FSMC_BTR3_ADDHLD_Msk (0xFUL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */
  6745. #define FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6746. #define FSMC_BTR3_ADDHLD_0 (0x1UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */
  6747. #define FSMC_BTR3_ADDHLD_1 (0x2UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */
  6748. #define FSMC_BTR3_ADDHLD_2 (0x4UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */
  6749. #define FSMC_BTR3_ADDHLD_3 (0x8UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */
  6750. #define FSMC_BTR3_DATAST_Pos (8U)
  6751. #define FSMC_BTR3_DATAST_Msk (0xFFUL << FSMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */
  6752. #define FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6753. #define FSMC_BTR3_DATAST_0 (0x01UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000100 */
  6754. #define FSMC_BTR3_DATAST_1 (0x02UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000200 */
  6755. #define FSMC_BTR3_DATAST_2 (0x04UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000400 */
  6756. #define FSMC_BTR3_DATAST_3 (0x08UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000800 */
  6757. #define FSMC_BTR3_DATAST_4 (0x10UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00001000 */
  6758. #define FSMC_BTR3_DATAST_5 (0x20UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00002000 */
  6759. #define FSMC_BTR3_DATAST_6 (0x40UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00004000 */
  6760. #define FSMC_BTR3_DATAST_7 (0x80UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00008000 */
  6761. #define FSMC_BTR3_BUSTURN_Pos (16U)
  6762. #define FSMC_BTR3_BUSTURN_Msk (0xFUL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */
  6763. #define FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6764. #define FSMC_BTR3_BUSTURN_0 (0x1UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */
  6765. #define FSMC_BTR3_BUSTURN_1 (0x2UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */
  6766. #define FSMC_BTR3_BUSTURN_2 (0x4UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */
  6767. #define FSMC_BTR3_BUSTURN_3 (0x8UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */
  6768. #define FSMC_BTR3_CLKDIV_Pos (20U)
  6769. #define FSMC_BTR3_CLKDIV_Msk (0xFUL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */
  6770. #define FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6771. #define FSMC_BTR3_CLKDIV_0 (0x1UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */
  6772. #define FSMC_BTR3_CLKDIV_1 (0x2UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */
  6773. #define FSMC_BTR3_CLKDIV_2 (0x4UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */
  6774. #define FSMC_BTR3_CLKDIV_3 (0x8UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */
  6775. #define FSMC_BTR3_DATLAT_Pos (24U)
  6776. #define FSMC_BTR3_DATLAT_Msk (0xFUL << FSMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */
  6777. #define FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6778. #define FSMC_BTR3_DATLAT_0 (0x1UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */
  6779. #define FSMC_BTR3_DATLAT_1 (0x2UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */
  6780. #define FSMC_BTR3_DATLAT_2 (0x4UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */
  6781. #define FSMC_BTR3_DATLAT_3 (0x8UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */
  6782. #define FSMC_BTR3_ACCMOD_Pos (28U)
  6783. #define FSMC_BTR3_ACCMOD_Msk (0x3UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */
  6784. #define FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6785. #define FSMC_BTR3_ACCMOD_0 (0x1UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */
  6786. #define FSMC_BTR3_ACCMOD_1 (0x2UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */
  6787. /****************** Bit definition for FSMC_BTR4 register *******************/
  6788. #define FSMC_BTR4_ADDSET_Pos (0U)
  6789. #define FSMC_BTR4_ADDSET_Msk (0xFUL << FSMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */
  6790. #define FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6791. #define FSMC_BTR4_ADDSET_0 (0x1UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */
  6792. #define FSMC_BTR4_ADDSET_1 (0x2UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */
  6793. #define FSMC_BTR4_ADDSET_2 (0x4UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */
  6794. #define FSMC_BTR4_ADDSET_3 (0x8UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */
  6795. #define FSMC_BTR4_ADDHLD_Pos (4U)
  6796. #define FSMC_BTR4_ADDHLD_Msk (0xFUL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */
  6797. #define FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6798. #define FSMC_BTR4_ADDHLD_0 (0x1UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */
  6799. #define FSMC_BTR4_ADDHLD_1 (0x2UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */
  6800. #define FSMC_BTR4_ADDHLD_2 (0x4UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */
  6801. #define FSMC_BTR4_ADDHLD_3 (0x8UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */
  6802. #define FSMC_BTR4_DATAST_Pos (8U)
  6803. #define FSMC_BTR4_DATAST_Msk (0xFFUL << FSMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */
  6804. #define FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6805. #define FSMC_BTR4_DATAST_0 (0x01UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000100 */
  6806. #define FSMC_BTR4_DATAST_1 (0x02UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000200 */
  6807. #define FSMC_BTR4_DATAST_2 (0x04UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000400 */
  6808. #define FSMC_BTR4_DATAST_3 (0x08UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000800 */
  6809. #define FSMC_BTR4_DATAST_4 (0x10UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00001000 */
  6810. #define FSMC_BTR4_DATAST_5 (0x20UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00002000 */
  6811. #define FSMC_BTR4_DATAST_6 (0x40UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00004000 */
  6812. #define FSMC_BTR4_DATAST_7 (0x80UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00008000 */
  6813. #define FSMC_BTR4_BUSTURN_Pos (16U)
  6814. #define FSMC_BTR4_BUSTURN_Msk (0xFUL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */
  6815. #define FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6816. #define FSMC_BTR4_BUSTURN_0 (0x1UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */
  6817. #define FSMC_BTR4_BUSTURN_1 (0x2UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */
  6818. #define FSMC_BTR4_BUSTURN_2 (0x4UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */
  6819. #define FSMC_BTR4_BUSTURN_3 (0x8UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */
  6820. #define FSMC_BTR4_CLKDIV_Pos (20U)
  6821. #define FSMC_BTR4_CLKDIV_Msk (0xFUL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */
  6822. #define FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6823. #define FSMC_BTR4_CLKDIV_0 (0x1UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */
  6824. #define FSMC_BTR4_CLKDIV_1 (0x2UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */
  6825. #define FSMC_BTR4_CLKDIV_2 (0x4UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */
  6826. #define FSMC_BTR4_CLKDIV_3 (0x8UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */
  6827. #define FSMC_BTR4_DATLAT_Pos (24U)
  6828. #define FSMC_BTR4_DATLAT_Msk (0xFUL << FSMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */
  6829. #define FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6830. #define FSMC_BTR4_DATLAT_0 (0x1UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */
  6831. #define FSMC_BTR4_DATLAT_1 (0x2UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */
  6832. #define FSMC_BTR4_DATLAT_2 (0x4UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */
  6833. #define FSMC_BTR4_DATLAT_3 (0x8UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */
  6834. #define FSMC_BTR4_ACCMOD_Pos (28U)
  6835. #define FSMC_BTR4_ACCMOD_Msk (0x3UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */
  6836. #define FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6837. #define FSMC_BTR4_ACCMOD_0 (0x1UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */
  6838. #define FSMC_BTR4_ACCMOD_1 (0x2UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */
  6839. /****************** Bit definition for FSMC_BWTR1 register ******************/
  6840. #define FSMC_BWTR1_ADDSET_Pos (0U)
  6841. #define FSMC_BWTR1_ADDSET_Msk (0xFUL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */
  6842. #define FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6843. #define FSMC_BWTR1_ADDSET_0 (0x1UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */
  6844. #define FSMC_BWTR1_ADDSET_1 (0x2UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */
  6845. #define FSMC_BWTR1_ADDSET_2 (0x4UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */
  6846. #define FSMC_BWTR1_ADDSET_3 (0x8UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */
  6847. #define FSMC_BWTR1_ADDHLD_Pos (4U)
  6848. #define FSMC_BWTR1_ADDHLD_Msk (0xFUL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */
  6849. #define FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6850. #define FSMC_BWTR1_ADDHLD_0 (0x1UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */
  6851. #define FSMC_BWTR1_ADDHLD_1 (0x2UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */
  6852. #define FSMC_BWTR1_ADDHLD_2 (0x4UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */
  6853. #define FSMC_BWTR1_ADDHLD_3 (0x8UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */
  6854. #define FSMC_BWTR1_DATAST_Pos (8U)
  6855. #define FSMC_BWTR1_DATAST_Msk (0xFFUL << FSMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */
  6856. #define FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6857. #define FSMC_BWTR1_DATAST_0 (0x01UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */
  6858. #define FSMC_BWTR1_DATAST_1 (0x02UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */
  6859. #define FSMC_BWTR1_DATAST_2 (0x04UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */
  6860. #define FSMC_BWTR1_DATAST_3 (0x08UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */
  6861. #define FSMC_BWTR1_DATAST_4 (0x10UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */
  6862. #define FSMC_BWTR1_DATAST_5 (0x20UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */
  6863. #define FSMC_BWTR1_DATAST_6 (0x40UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */
  6864. #define FSMC_BWTR1_DATAST_7 (0x80UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */
  6865. #define FSMC_BWTR1_BUSTURN_Pos (16U)
  6866. #define FSMC_BWTR1_BUSTURN_Msk (0xFUL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */
  6867. #define FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6868. #define FSMC_BWTR1_BUSTURN_0 (0x1UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */
  6869. #define FSMC_BWTR1_BUSTURN_1 (0x2UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */
  6870. #define FSMC_BWTR1_BUSTURN_2 (0x4UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */
  6871. #define FSMC_BWTR1_BUSTURN_3 (0x8UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */
  6872. #define FSMC_BWTR1_ACCMOD_Pos (28U)
  6873. #define FSMC_BWTR1_ACCMOD_Msk (0x3UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */
  6874. #define FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6875. #define FSMC_BWTR1_ACCMOD_0 (0x1UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */
  6876. #define FSMC_BWTR1_ACCMOD_1 (0x2UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */
  6877. /****************** Bit definition for FSMC_BWTR2 register ******************/
  6878. #define FSMC_BWTR2_ADDSET_Pos (0U)
  6879. #define FSMC_BWTR2_ADDSET_Msk (0xFUL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */
  6880. #define FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6881. #define FSMC_BWTR2_ADDSET_0 (0x1UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */
  6882. #define FSMC_BWTR2_ADDSET_1 (0x2UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */
  6883. #define FSMC_BWTR2_ADDSET_2 (0x4UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */
  6884. #define FSMC_BWTR2_ADDSET_3 (0x8UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */
  6885. #define FSMC_BWTR2_ADDHLD_Pos (4U)
  6886. #define FSMC_BWTR2_ADDHLD_Msk (0xFUL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */
  6887. #define FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6888. #define FSMC_BWTR2_ADDHLD_0 (0x1UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */
  6889. #define FSMC_BWTR2_ADDHLD_1 (0x2UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */
  6890. #define FSMC_BWTR2_ADDHLD_2 (0x4UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */
  6891. #define FSMC_BWTR2_ADDHLD_3 (0x8UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */
  6892. #define FSMC_BWTR2_DATAST_Pos (8U)
  6893. #define FSMC_BWTR2_DATAST_Msk (0xFFUL << FSMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */
  6894. #define FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6895. #define FSMC_BWTR2_DATAST_0 (0x01UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */
  6896. #define FSMC_BWTR2_DATAST_1 (0x02UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */
  6897. #define FSMC_BWTR2_DATAST_2 (0x04UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */
  6898. #define FSMC_BWTR2_DATAST_3 (0x08UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */
  6899. #define FSMC_BWTR2_DATAST_4 (0x10UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */
  6900. #define FSMC_BWTR2_DATAST_5 (0x20UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */
  6901. #define FSMC_BWTR2_DATAST_6 (0x40UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */
  6902. #define FSMC_BWTR2_DATAST_7 (0x80UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */
  6903. #define FSMC_BWTR2_BUSTURN_Pos (16U)
  6904. #define FSMC_BWTR2_BUSTURN_Msk (0xFUL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */
  6905. #define FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6906. #define FSMC_BWTR2_BUSTURN_0 (0x1UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */
  6907. #define FSMC_BWTR2_BUSTURN_1 (0x2UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */
  6908. #define FSMC_BWTR2_BUSTURN_2 (0x4UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */
  6909. #define FSMC_BWTR2_BUSTURN_3 (0x8UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */
  6910. #define FSMC_BWTR2_ACCMOD_Pos (28U)
  6911. #define FSMC_BWTR2_ACCMOD_Msk (0x3UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */
  6912. #define FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6913. #define FSMC_BWTR2_ACCMOD_0 (0x1UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */
  6914. #define FSMC_BWTR2_ACCMOD_1 (0x2UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */
  6915. /****************** Bit definition for FSMC_BWTR3 register ******************/
  6916. #define FSMC_BWTR3_ADDSET_Pos (0U)
  6917. #define FSMC_BWTR3_ADDSET_Msk (0xFUL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */
  6918. #define FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6919. #define FSMC_BWTR3_ADDSET_0 (0x1UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */
  6920. #define FSMC_BWTR3_ADDSET_1 (0x2UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */
  6921. #define FSMC_BWTR3_ADDSET_2 (0x4UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */
  6922. #define FSMC_BWTR3_ADDSET_3 (0x8UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */
  6923. #define FSMC_BWTR3_ADDHLD_Pos (4U)
  6924. #define FSMC_BWTR3_ADDHLD_Msk (0xFUL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */
  6925. #define FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6926. #define FSMC_BWTR3_ADDHLD_0 (0x1UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */
  6927. #define FSMC_BWTR3_ADDHLD_1 (0x2UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */
  6928. #define FSMC_BWTR3_ADDHLD_2 (0x4UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */
  6929. #define FSMC_BWTR3_ADDHLD_3 (0x8UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */
  6930. #define FSMC_BWTR3_DATAST_Pos (8U)
  6931. #define FSMC_BWTR3_DATAST_Msk (0xFFUL << FSMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */
  6932. #define FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6933. #define FSMC_BWTR3_DATAST_0 (0x01UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */
  6934. #define FSMC_BWTR3_DATAST_1 (0x02UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */
  6935. #define FSMC_BWTR3_DATAST_2 (0x04UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */
  6936. #define FSMC_BWTR3_DATAST_3 (0x08UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */
  6937. #define FSMC_BWTR3_DATAST_4 (0x10UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */
  6938. #define FSMC_BWTR3_DATAST_5 (0x20UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */
  6939. #define FSMC_BWTR3_DATAST_6 (0x40UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */
  6940. #define FSMC_BWTR3_DATAST_7 (0x80UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */
  6941. #define FSMC_BWTR3_BUSTURN_Pos (16U)
  6942. #define FSMC_BWTR3_BUSTURN_Msk (0xFUL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */
  6943. #define FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6944. #define FSMC_BWTR3_BUSTURN_0 (0x1UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */
  6945. #define FSMC_BWTR3_BUSTURN_1 (0x2UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */
  6946. #define FSMC_BWTR3_BUSTURN_2 (0x4UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */
  6947. #define FSMC_BWTR3_BUSTURN_3 (0x8UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */
  6948. #define FSMC_BWTR3_ACCMOD_Pos (28U)
  6949. #define FSMC_BWTR3_ACCMOD_Msk (0x3UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */
  6950. #define FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6951. #define FSMC_BWTR3_ACCMOD_0 (0x1UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */
  6952. #define FSMC_BWTR3_ACCMOD_1 (0x2UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */
  6953. /****************** Bit definition for FSMC_BWTR4 register ******************/
  6954. #define FSMC_BWTR4_ADDSET_Pos (0U)
  6955. #define FSMC_BWTR4_ADDSET_Msk (0xFUL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */
  6956. #define FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6957. #define FSMC_BWTR4_ADDSET_0 (0x1UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */
  6958. #define FSMC_BWTR4_ADDSET_1 (0x2UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */
  6959. #define FSMC_BWTR4_ADDSET_2 (0x4UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */
  6960. #define FSMC_BWTR4_ADDSET_3 (0x8UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */
  6961. #define FSMC_BWTR4_ADDHLD_Pos (4U)
  6962. #define FSMC_BWTR4_ADDHLD_Msk (0xFUL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */
  6963. #define FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6964. #define FSMC_BWTR4_ADDHLD_0 (0x1UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */
  6965. #define FSMC_BWTR4_ADDHLD_1 (0x2UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */
  6966. #define FSMC_BWTR4_ADDHLD_2 (0x4UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */
  6967. #define FSMC_BWTR4_ADDHLD_3 (0x8UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */
  6968. #define FSMC_BWTR4_DATAST_Pos (8U)
  6969. #define FSMC_BWTR4_DATAST_Msk (0xFFUL << FSMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */
  6970. #define FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
  6971. #define FSMC_BWTR4_DATAST_0 0x00000100U /*!<Bit 0 */
  6972. #define FSMC_BWTR4_DATAST_1 0x00000200U /*!<Bit 1 */
  6973. #define FSMC_BWTR4_DATAST_2 0x00000400U /*!<Bit 2 */
  6974. #define FSMC_BWTR4_DATAST_3 0x00000800U /*!<Bit 3 */
  6975. #define FSMC_BWTR4_DATAST_4 0x00001000U /*!<Bit 4 */
  6976. #define FSMC_BWTR4_DATAST_5 0x00002000U /*!<Bit 5 */
  6977. #define FSMC_BWTR4_DATAST_6 0x00004000U /*!<Bit 6 */
  6978. #define FSMC_BWTR4_DATAST_7 0x00008000U /*!<Bit 7 */
  6979. #define FSMC_BWTR4_BUSTURN_Pos (16U)
  6980. #define FSMC_BWTR4_BUSTURN_Msk (0xFUL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */
  6981. #define FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6982. #define FSMC_BWTR4_BUSTURN_0 (0x1UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */
  6983. #define FSMC_BWTR4_BUSTURN_1 (0x2UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */
  6984. #define FSMC_BWTR4_BUSTURN_2 (0x4UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */
  6985. #define FSMC_BWTR4_BUSTURN_3 (0x8UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */
  6986. #define FSMC_BWTR4_ACCMOD_Pos (28U)
  6987. #define FSMC_BWTR4_ACCMOD_Msk (0x3UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */
  6988. #define FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6989. #define FSMC_BWTR4_ACCMOD_0 (0x1UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */
  6990. #define FSMC_BWTR4_ACCMOD_1 (0x2UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */
  6991. /******************************************************************************/
  6992. /* */
  6993. /* General Purpose I/O */
  6994. /* */
  6995. /******************************************************************************/
  6996. /****************** Bits definition for GPIO_MODER register *****************/
  6997. #define GPIO_MODER_MODER0_Pos (0U)
  6998. #define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */
  6999. #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
  7000. #define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */
  7001. #define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */
  7002. #define GPIO_MODER_MODER1_Pos (2U)
  7003. #define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */
  7004. #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
  7005. #define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */
  7006. #define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */
  7007. #define GPIO_MODER_MODER2_Pos (4U)
  7008. #define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */
  7009. #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
  7010. #define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */
  7011. #define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */
  7012. #define GPIO_MODER_MODER3_Pos (6U)
  7013. #define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */
  7014. #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
  7015. #define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */
  7016. #define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */
  7017. #define GPIO_MODER_MODER4_Pos (8U)
  7018. #define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */
  7019. #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
  7020. #define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */
  7021. #define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */
  7022. #define GPIO_MODER_MODER5_Pos (10U)
  7023. #define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */
  7024. #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
  7025. #define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */
  7026. #define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */
  7027. #define GPIO_MODER_MODER6_Pos (12U)
  7028. #define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */
  7029. #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
  7030. #define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */
  7031. #define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */
  7032. #define GPIO_MODER_MODER7_Pos (14U)
  7033. #define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */
  7034. #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
  7035. #define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */
  7036. #define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */
  7037. #define GPIO_MODER_MODER8_Pos (16U)
  7038. #define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */
  7039. #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
  7040. #define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
  7041. #define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */
  7042. #define GPIO_MODER_MODER9_Pos (18U)
  7043. #define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */
  7044. #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
  7045. #define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */
  7046. #define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */
  7047. #define GPIO_MODER_MODER10_Pos (20U)
  7048. #define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */
  7049. #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
  7050. #define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */
  7051. #define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */
  7052. #define GPIO_MODER_MODER11_Pos (22U)
  7053. #define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */
  7054. #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
  7055. #define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */
  7056. #define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */
  7057. #define GPIO_MODER_MODER12_Pos (24U)
  7058. #define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */
  7059. #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
  7060. #define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */
  7061. #define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */
  7062. #define GPIO_MODER_MODER13_Pos (26U)
  7063. #define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */
  7064. #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
  7065. #define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */
  7066. #define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */
  7067. #define GPIO_MODER_MODER14_Pos (28U)
  7068. #define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */
  7069. #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
  7070. #define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */
  7071. #define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */
  7072. #define GPIO_MODER_MODER15_Pos (30U)
  7073. #define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */
  7074. #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
  7075. #define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */
  7076. #define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */
  7077. /* Legacy defines */
  7078. #define GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos
  7079. #define GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk
  7080. #define GPIO_MODER_MODE0 GPIO_MODER_MODER0
  7081. #define GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0
  7082. #define GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1
  7083. #define GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos
  7084. #define GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk
  7085. #define GPIO_MODER_MODE1 GPIO_MODER_MODER1
  7086. #define GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0
  7087. #define GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1
  7088. #define GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_PoS
  7089. #define GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk
  7090. #define GPIO_MODER_MODE2 GPIO_MODER_MODER2
  7091. #define GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0
  7092. #define GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1
  7093. #define GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos
  7094. #define GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk
  7095. #define GPIO_MODER_MODE3 GPIO_MODER_MODER3
  7096. #define GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0
  7097. #define GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1
  7098. #define GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos
  7099. #define GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk
  7100. #define GPIO_MODER_MODE4 GPIO_MODER_MODER4
  7101. #define GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0
  7102. #define GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1
  7103. #define GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos
  7104. #define GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk
  7105. #define GPIO_MODER_MODE5 GPIO_MODER_MODER5
  7106. #define GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0
  7107. #define GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1
  7108. #define GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos
  7109. #define GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk
  7110. #define GPIO_MODER_MODE6 GPIO_MODER_MODER6
  7111. #define GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0
  7112. #define GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1
  7113. #define GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos
  7114. #define GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk
  7115. #define GPIO_MODER_MODE7 GPIO_MODER_MODER7
  7116. #define GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0
  7117. #define GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1
  7118. #define GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos
  7119. #define GPIO_MODER_MODE8_Msk GPIO_MODER_MODER2_Msk
  7120. #define GPIO_MODER_MODE8 GPIO_MODER_MODER8
  7121. #define GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0
  7122. #define GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1
  7123. #define GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos
  7124. #define GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk
  7125. #define GPIO_MODER_MODE9 GPIO_MODER_MODER9
  7126. #define GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0
  7127. #define GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1
  7128. #define GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos
  7129. #define GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk
  7130. #define GPIO_MODER_MODE10 GPIO_MODER_MODER10
  7131. #define GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0
  7132. #define GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1
  7133. #define GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos
  7134. #define GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk
  7135. #define GPIO_MODER_MODE11 GPIO_MODER_MODER11
  7136. #define GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0
  7137. #define GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1
  7138. #define GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos
  7139. #define GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk
  7140. #define GPIO_MODER_MODE12 GPIO_MODER_MODER12
  7141. #define GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0
  7142. #define GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1
  7143. #define GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos
  7144. #define GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk
  7145. #define GPIO_MODER_MODE13 GPIO_MODER_MODER13
  7146. #define GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0
  7147. #define GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1
  7148. #define GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos
  7149. #define GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk
  7150. #define GPIO_MODER_MODE14 GPIO_MODER_MODER14
  7151. #define GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0
  7152. #define GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1
  7153. #define GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos
  7154. #define GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk
  7155. #define GPIO_MODER_MODE15 GPIO_MODER_MODER15
  7156. #define GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0
  7157. #define GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1
  7158. /****************** Bits definition for GPIO_OTYPER register ****************/
  7159. #define GPIO_OTYPER_OT0_Pos (0U)
  7160. #define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */
  7161. #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
  7162. #define GPIO_OTYPER_OT1_Pos (1U)
  7163. #define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */
  7164. #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
  7165. #define GPIO_OTYPER_OT2_Pos (2U)
  7166. #define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */
  7167. #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
  7168. #define GPIO_OTYPER_OT3_Pos (3U)
  7169. #define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */
  7170. #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
  7171. #define GPIO_OTYPER_OT4_Pos (4U)
  7172. #define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */
  7173. #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
  7174. #define GPIO_OTYPER_OT5_Pos (5U)
  7175. #define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */
  7176. #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
  7177. #define GPIO_OTYPER_OT6_Pos (6U)
  7178. #define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */
  7179. #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
  7180. #define GPIO_OTYPER_OT7_Pos (7U)
  7181. #define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */
  7182. #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
  7183. #define GPIO_OTYPER_OT8_Pos (8U)
  7184. #define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */
  7185. #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
  7186. #define GPIO_OTYPER_OT9_Pos (9U)
  7187. #define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */
  7188. #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
  7189. #define GPIO_OTYPER_OT10_Pos (10U)
  7190. #define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */
  7191. #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
  7192. #define GPIO_OTYPER_OT11_Pos (11U)
  7193. #define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */
  7194. #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
  7195. #define GPIO_OTYPER_OT12_Pos (12U)
  7196. #define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */
  7197. #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
  7198. #define GPIO_OTYPER_OT13_Pos (13U)
  7199. #define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */
  7200. #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
  7201. #define GPIO_OTYPER_OT14_Pos (14U)
  7202. #define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */
  7203. #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
  7204. #define GPIO_OTYPER_OT15_Pos (15U)
  7205. #define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */
  7206. #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
  7207. /* Legacy defines */
  7208. #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
  7209. #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
  7210. #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
  7211. #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
  7212. #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
  7213. #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
  7214. #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
  7215. #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
  7216. #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
  7217. #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
  7218. #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
  7219. #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
  7220. #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
  7221. #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
  7222. #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
  7223. #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
  7224. /****************** Bits definition for GPIO_OSPEEDR register ***************/
  7225. #define GPIO_OSPEEDR_OSPEED0_Pos (0U)
  7226. #define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */
  7227. #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
  7228. #define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */
  7229. #define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */
  7230. #define GPIO_OSPEEDR_OSPEED1_Pos (2U)
  7231. #define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */
  7232. #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
  7233. #define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */
  7234. #define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */
  7235. #define GPIO_OSPEEDR_OSPEED2_Pos (4U)
  7236. #define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */
  7237. #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
  7238. #define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */
  7239. #define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */
  7240. #define GPIO_OSPEEDR_OSPEED3_Pos (6U)
  7241. #define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */
  7242. #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
  7243. #define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */
  7244. #define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */
  7245. #define GPIO_OSPEEDR_OSPEED4_Pos (8U)
  7246. #define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */
  7247. #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
  7248. #define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */
  7249. #define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */
  7250. #define GPIO_OSPEEDR_OSPEED5_Pos (10U)
  7251. #define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */
  7252. #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
  7253. #define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */
  7254. #define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */
  7255. #define GPIO_OSPEEDR_OSPEED6_Pos (12U)
  7256. #define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */
  7257. #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
  7258. #define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */
  7259. #define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */
  7260. #define GPIO_OSPEEDR_OSPEED7_Pos (14U)
  7261. #define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */
  7262. #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
  7263. #define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */
  7264. #define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */
  7265. #define GPIO_OSPEEDR_OSPEED8_Pos (16U)
  7266. #define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */
  7267. #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
  7268. #define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */
  7269. #define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */
  7270. #define GPIO_OSPEEDR_OSPEED9_Pos (18U)
  7271. #define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */
  7272. #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
  7273. #define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */
  7274. #define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */
  7275. #define GPIO_OSPEEDR_OSPEED10_Pos (20U)
  7276. #define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */
  7277. #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
  7278. #define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */
  7279. #define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */
  7280. #define GPIO_OSPEEDR_OSPEED11_Pos (22U)
  7281. #define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */
  7282. #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
  7283. #define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */
  7284. #define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */
  7285. #define GPIO_OSPEEDR_OSPEED12_Pos (24U)
  7286. #define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */
  7287. #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
  7288. #define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */
  7289. #define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */
  7290. #define GPIO_OSPEEDR_OSPEED13_Pos (26U)
  7291. #define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */
  7292. #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
  7293. #define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */
  7294. #define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */
  7295. #define GPIO_OSPEEDR_OSPEED14_Pos (28U)
  7296. #define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */
  7297. #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
  7298. #define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */
  7299. #define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */
  7300. #define GPIO_OSPEEDR_OSPEED15_Pos (30U)
  7301. #define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */
  7302. #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
  7303. #define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */
  7304. #define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */
  7305. /* Legacy defines */
  7306. #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
  7307. #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
  7308. #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
  7309. #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
  7310. #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
  7311. #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
  7312. #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
  7313. #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
  7314. #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
  7315. #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
  7316. #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
  7317. #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
  7318. #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
  7319. #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
  7320. #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
  7321. #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
  7322. #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
  7323. #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
  7324. #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
  7325. #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
  7326. #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
  7327. #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
  7328. #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
  7329. #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
  7330. #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
  7331. #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
  7332. #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
  7333. #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
  7334. #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
  7335. #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
  7336. #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
  7337. #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
  7338. #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
  7339. #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
  7340. #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
  7341. #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
  7342. #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
  7343. #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
  7344. #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
  7345. #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
  7346. #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
  7347. #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
  7348. #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
  7349. #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
  7350. #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
  7351. #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
  7352. #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
  7353. #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
  7354. /****************** Bits definition for GPIO_PUPDR register *****************/
  7355. #define GPIO_PUPDR_PUPD0_Pos (0U)
  7356. #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
  7357. #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
  7358. #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
  7359. #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
  7360. #define GPIO_PUPDR_PUPD1_Pos (2U)
  7361. #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
  7362. #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
  7363. #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
  7364. #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
  7365. #define GPIO_PUPDR_PUPD2_Pos (4U)
  7366. #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
  7367. #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
  7368. #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
  7369. #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
  7370. #define GPIO_PUPDR_PUPD3_Pos (6U)
  7371. #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
  7372. #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
  7373. #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
  7374. #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
  7375. #define GPIO_PUPDR_PUPD4_Pos (8U)
  7376. #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
  7377. #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
  7378. #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
  7379. #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
  7380. #define GPIO_PUPDR_PUPD5_Pos (10U)
  7381. #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
  7382. #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
  7383. #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
  7384. #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
  7385. #define GPIO_PUPDR_PUPD6_Pos (12U)
  7386. #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
  7387. #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
  7388. #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
  7389. #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
  7390. #define GPIO_PUPDR_PUPD7_Pos (14U)
  7391. #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
  7392. #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
  7393. #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
  7394. #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
  7395. #define GPIO_PUPDR_PUPD8_Pos (16U)
  7396. #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
  7397. #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
  7398. #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
  7399. #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
  7400. #define GPIO_PUPDR_PUPD9_Pos (18U)
  7401. #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
  7402. #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
  7403. #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
  7404. #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
  7405. #define GPIO_PUPDR_PUPD10_Pos (20U)
  7406. #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
  7407. #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
  7408. #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
  7409. #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
  7410. #define GPIO_PUPDR_PUPD11_Pos (22U)
  7411. #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
  7412. #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
  7413. #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
  7414. #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
  7415. #define GPIO_PUPDR_PUPD12_Pos (24U)
  7416. #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
  7417. #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
  7418. #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
  7419. #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
  7420. #define GPIO_PUPDR_PUPD13_Pos (26U)
  7421. #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
  7422. #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
  7423. #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
  7424. #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
  7425. #define GPIO_PUPDR_PUPD14_Pos (28U)
  7426. #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
  7427. #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
  7428. #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
  7429. #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
  7430. #define GPIO_PUPDR_PUPD15_Pos (30U)
  7431. #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
  7432. #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
  7433. #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
  7434. #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
  7435. /* Legacy defines */
  7436. #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
  7437. #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
  7438. #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
  7439. #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
  7440. #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
  7441. #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
  7442. #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
  7443. #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
  7444. #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
  7445. #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
  7446. #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
  7447. #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
  7448. #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
  7449. #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
  7450. #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
  7451. #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
  7452. #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
  7453. #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
  7454. #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
  7455. #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
  7456. #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
  7457. #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
  7458. #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
  7459. #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
  7460. #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
  7461. #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
  7462. #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
  7463. #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
  7464. #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
  7465. #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
  7466. #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
  7467. #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
  7468. #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
  7469. #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
  7470. #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
  7471. #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
  7472. #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
  7473. #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
  7474. #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
  7475. #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
  7476. #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
  7477. #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
  7478. #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
  7479. #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
  7480. #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
  7481. #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
  7482. #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
  7483. #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
  7484. /****************** Bits definition for GPIO_IDR register *******************/
  7485. #define GPIO_IDR_ID0_Pos (0U)
  7486. #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
  7487. #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
  7488. #define GPIO_IDR_ID1_Pos (1U)
  7489. #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
  7490. #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
  7491. #define GPIO_IDR_ID2_Pos (2U)
  7492. #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
  7493. #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
  7494. #define GPIO_IDR_ID3_Pos (3U)
  7495. #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
  7496. #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
  7497. #define GPIO_IDR_ID4_Pos (4U)
  7498. #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
  7499. #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
  7500. #define GPIO_IDR_ID5_Pos (5U)
  7501. #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
  7502. #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
  7503. #define GPIO_IDR_ID6_Pos (6U)
  7504. #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
  7505. #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
  7506. #define GPIO_IDR_ID7_Pos (7U)
  7507. #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
  7508. #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
  7509. #define GPIO_IDR_ID8_Pos (8U)
  7510. #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
  7511. #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
  7512. #define GPIO_IDR_ID9_Pos (9U)
  7513. #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
  7514. #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
  7515. #define GPIO_IDR_ID10_Pos (10U)
  7516. #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
  7517. #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
  7518. #define GPIO_IDR_ID11_Pos (11U)
  7519. #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
  7520. #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
  7521. #define GPIO_IDR_ID12_Pos (12U)
  7522. #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
  7523. #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
  7524. #define GPIO_IDR_ID13_Pos (13U)
  7525. #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
  7526. #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
  7527. #define GPIO_IDR_ID14_Pos (14U)
  7528. #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
  7529. #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
  7530. #define GPIO_IDR_ID15_Pos (15U)
  7531. #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
  7532. #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
  7533. /* Legacy defines */
  7534. #define GPIO_IDR_IDR_0 GPIO_IDR_ID0
  7535. #define GPIO_IDR_IDR_1 GPIO_IDR_ID1
  7536. #define GPIO_IDR_IDR_2 GPIO_IDR_ID2
  7537. #define GPIO_IDR_IDR_3 GPIO_IDR_ID3
  7538. #define GPIO_IDR_IDR_4 GPIO_IDR_ID4
  7539. #define GPIO_IDR_IDR_5 GPIO_IDR_ID5
  7540. #define GPIO_IDR_IDR_6 GPIO_IDR_ID6
  7541. #define GPIO_IDR_IDR_7 GPIO_IDR_ID7
  7542. #define GPIO_IDR_IDR_8 GPIO_IDR_ID8
  7543. #define GPIO_IDR_IDR_9 GPIO_IDR_ID9
  7544. #define GPIO_IDR_IDR_10 GPIO_IDR_ID10
  7545. #define GPIO_IDR_IDR_11 GPIO_IDR_ID11
  7546. #define GPIO_IDR_IDR_12 GPIO_IDR_ID12
  7547. #define GPIO_IDR_IDR_13 GPIO_IDR_ID13
  7548. #define GPIO_IDR_IDR_14 GPIO_IDR_ID14
  7549. #define GPIO_IDR_IDR_15 GPIO_IDR_ID15
  7550. /****************** Bits definition for GPIO_ODR register *******************/
  7551. #define GPIO_ODR_OD0_Pos (0U)
  7552. #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
  7553. #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
  7554. #define GPIO_ODR_OD1_Pos (1U)
  7555. #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
  7556. #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
  7557. #define GPIO_ODR_OD2_Pos (2U)
  7558. #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
  7559. #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
  7560. #define GPIO_ODR_OD3_Pos (3U)
  7561. #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
  7562. #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
  7563. #define GPIO_ODR_OD4_Pos (4U)
  7564. #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
  7565. #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
  7566. #define GPIO_ODR_OD5_Pos (5U)
  7567. #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
  7568. #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
  7569. #define GPIO_ODR_OD6_Pos (6U)
  7570. #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
  7571. #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
  7572. #define GPIO_ODR_OD7_Pos (7U)
  7573. #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
  7574. #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
  7575. #define GPIO_ODR_OD8_Pos (8U)
  7576. #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
  7577. #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
  7578. #define GPIO_ODR_OD9_Pos (9U)
  7579. #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
  7580. #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
  7581. #define GPIO_ODR_OD10_Pos (10U)
  7582. #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
  7583. #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
  7584. #define GPIO_ODR_OD11_Pos (11U)
  7585. #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
  7586. #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
  7587. #define GPIO_ODR_OD12_Pos (12U)
  7588. #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
  7589. #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
  7590. #define GPIO_ODR_OD13_Pos (13U)
  7591. #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
  7592. #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
  7593. #define GPIO_ODR_OD14_Pos (14U)
  7594. #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
  7595. #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
  7596. #define GPIO_ODR_OD15_Pos (15U)
  7597. #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
  7598. #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
  7599. /* Legacy defines */
  7600. #define GPIO_ODR_ODR_0 GPIO_ODR_OD0
  7601. #define GPIO_ODR_ODR_1 GPIO_ODR_OD1
  7602. #define GPIO_ODR_ODR_2 GPIO_ODR_OD2
  7603. #define GPIO_ODR_ODR_3 GPIO_ODR_OD3
  7604. #define GPIO_ODR_ODR_4 GPIO_ODR_OD4
  7605. #define GPIO_ODR_ODR_5 GPIO_ODR_OD5
  7606. #define GPIO_ODR_ODR_6 GPIO_ODR_OD6
  7607. #define GPIO_ODR_ODR_7 GPIO_ODR_OD7
  7608. #define GPIO_ODR_ODR_8 GPIO_ODR_OD8
  7609. #define GPIO_ODR_ODR_9 GPIO_ODR_OD9
  7610. #define GPIO_ODR_ODR_10 GPIO_ODR_OD10
  7611. #define GPIO_ODR_ODR_11 GPIO_ODR_OD11
  7612. #define GPIO_ODR_ODR_12 GPIO_ODR_OD12
  7613. #define GPIO_ODR_ODR_13 GPIO_ODR_OD13
  7614. #define GPIO_ODR_ODR_14 GPIO_ODR_OD14
  7615. #define GPIO_ODR_ODR_15 GPIO_ODR_OD15
  7616. /****************** Bits definition for GPIO_BSRR register ******************/
  7617. #define GPIO_BSRR_BS0_Pos (0U)
  7618. #define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
  7619. #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
  7620. #define GPIO_BSRR_BS1_Pos (1U)
  7621. #define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
  7622. #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
  7623. #define GPIO_BSRR_BS2_Pos (2U)
  7624. #define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
  7625. #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
  7626. #define GPIO_BSRR_BS3_Pos (3U)
  7627. #define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
  7628. #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
  7629. #define GPIO_BSRR_BS4_Pos (4U)
  7630. #define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
  7631. #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
  7632. #define GPIO_BSRR_BS5_Pos (5U)
  7633. #define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
  7634. #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
  7635. #define GPIO_BSRR_BS6_Pos (6U)
  7636. #define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
  7637. #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
  7638. #define GPIO_BSRR_BS7_Pos (7U)
  7639. #define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
  7640. #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
  7641. #define GPIO_BSRR_BS8_Pos (8U)
  7642. #define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
  7643. #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
  7644. #define GPIO_BSRR_BS9_Pos (9U)
  7645. #define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
  7646. #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
  7647. #define GPIO_BSRR_BS10_Pos (10U)
  7648. #define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
  7649. #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
  7650. #define GPIO_BSRR_BS11_Pos (11U)
  7651. #define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
  7652. #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
  7653. #define GPIO_BSRR_BS12_Pos (12U)
  7654. #define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
  7655. #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
  7656. #define GPIO_BSRR_BS13_Pos (13U)
  7657. #define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
  7658. #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
  7659. #define GPIO_BSRR_BS14_Pos (14U)
  7660. #define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
  7661. #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
  7662. #define GPIO_BSRR_BS15_Pos (15U)
  7663. #define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
  7664. #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
  7665. #define GPIO_BSRR_BR0_Pos (16U)
  7666. #define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
  7667. #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
  7668. #define GPIO_BSRR_BR1_Pos (17U)
  7669. #define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
  7670. #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
  7671. #define GPIO_BSRR_BR2_Pos (18U)
  7672. #define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
  7673. #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
  7674. #define GPIO_BSRR_BR3_Pos (19U)
  7675. #define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
  7676. #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
  7677. #define GPIO_BSRR_BR4_Pos (20U)
  7678. #define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
  7679. #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
  7680. #define GPIO_BSRR_BR5_Pos (21U)
  7681. #define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
  7682. #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
  7683. #define GPIO_BSRR_BR6_Pos (22U)
  7684. #define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
  7685. #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
  7686. #define GPIO_BSRR_BR7_Pos (23U)
  7687. #define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
  7688. #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
  7689. #define GPIO_BSRR_BR8_Pos (24U)
  7690. #define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
  7691. #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
  7692. #define GPIO_BSRR_BR9_Pos (25U)
  7693. #define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
  7694. #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
  7695. #define GPIO_BSRR_BR10_Pos (26U)
  7696. #define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
  7697. #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
  7698. #define GPIO_BSRR_BR11_Pos (27U)
  7699. #define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
  7700. #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
  7701. #define GPIO_BSRR_BR12_Pos (28U)
  7702. #define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
  7703. #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
  7704. #define GPIO_BSRR_BR13_Pos (29U)
  7705. #define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
  7706. #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
  7707. #define GPIO_BSRR_BR14_Pos (30U)
  7708. #define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
  7709. #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
  7710. #define GPIO_BSRR_BR15_Pos (31U)
  7711. #define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
  7712. #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
  7713. /* Legacy defines */
  7714. #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
  7715. #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
  7716. #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
  7717. #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
  7718. #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
  7719. #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
  7720. #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
  7721. #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
  7722. #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
  7723. #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
  7724. #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
  7725. #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
  7726. #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
  7727. #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
  7728. #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
  7729. #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
  7730. #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
  7731. #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
  7732. #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
  7733. #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
  7734. #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
  7735. #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
  7736. #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
  7737. #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
  7738. #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
  7739. #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
  7740. #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
  7741. #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
  7742. #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
  7743. #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
  7744. #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
  7745. #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
  7746. #define GPIO_BRR_BR0 GPIO_BSRR_BR0
  7747. #define GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos
  7748. #define GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk
  7749. #define GPIO_BRR_BR1 GPIO_BSRR_BR1
  7750. #define GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos
  7751. #define GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk
  7752. #define GPIO_BRR_BR2 GPIO_BSRR_BR2
  7753. #define GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos
  7754. #define GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk
  7755. #define GPIO_BRR_BR3 GPIO_BSRR_BR3
  7756. #define GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos
  7757. #define GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk
  7758. #define GPIO_BRR_BR4 GPIO_BSRR_BR4
  7759. #define GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos
  7760. #define GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk
  7761. #define GPIO_BRR_BR5 GPIO_BSRR_BR5
  7762. #define GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos
  7763. #define GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk
  7764. #define GPIO_BRR_BR6 GPIO_BSRR_BR6
  7765. #define GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos
  7766. #define GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk
  7767. #define GPIO_BRR_BR7 GPIO_BSRR_BR7
  7768. #define GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos
  7769. #define GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk
  7770. #define GPIO_BRR_BR8 GPIO_BSRR_BR8
  7771. #define GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos
  7772. #define GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk
  7773. #define GPIO_BRR_BR9 GPIO_BSRR_BR9
  7774. #define GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos
  7775. #define GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk
  7776. #define GPIO_BRR_BR10 GPIO_BSRR_BR10
  7777. #define GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos
  7778. #define GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk
  7779. #define GPIO_BRR_BR11 GPIO_BSRR_BR11
  7780. #define GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos
  7781. #define GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk
  7782. #define GPIO_BRR_BR12 GPIO_BSRR_BR12
  7783. #define GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos
  7784. #define GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk
  7785. #define GPIO_BRR_BR13 GPIO_BSRR_BR13
  7786. #define GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos
  7787. #define GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk
  7788. #define GPIO_BRR_BR14 GPIO_BSRR_BR14
  7789. #define GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos
  7790. #define GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk
  7791. #define GPIO_BRR_BR15 GPIO_BSRR_BR15
  7792. #define GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos
  7793. #define GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk
  7794. /****************** Bit definition for GPIO_LCKR register *********************/
  7795. #define GPIO_LCKR_LCK0_Pos (0U)
  7796. #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
  7797. #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
  7798. #define GPIO_LCKR_LCK1_Pos (1U)
  7799. #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
  7800. #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
  7801. #define GPIO_LCKR_LCK2_Pos (2U)
  7802. #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
  7803. #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
  7804. #define GPIO_LCKR_LCK3_Pos (3U)
  7805. #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
  7806. #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
  7807. #define GPIO_LCKR_LCK4_Pos (4U)
  7808. #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
  7809. #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
  7810. #define GPIO_LCKR_LCK5_Pos (5U)
  7811. #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
  7812. #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
  7813. #define GPIO_LCKR_LCK6_Pos (6U)
  7814. #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
  7815. #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
  7816. #define GPIO_LCKR_LCK7_Pos (7U)
  7817. #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
  7818. #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
  7819. #define GPIO_LCKR_LCK8_Pos (8U)
  7820. #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
  7821. #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
  7822. #define GPIO_LCKR_LCK9_Pos (9U)
  7823. #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
  7824. #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
  7825. #define GPIO_LCKR_LCK10_Pos (10U)
  7826. #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
  7827. #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
  7828. #define GPIO_LCKR_LCK11_Pos (11U)
  7829. #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
  7830. #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
  7831. #define GPIO_LCKR_LCK12_Pos (12U)
  7832. #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
  7833. #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
  7834. #define GPIO_LCKR_LCK13_Pos (13U)
  7835. #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
  7836. #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
  7837. #define GPIO_LCKR_LCK14_Pos (14U)
  7838. #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
  7839. #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
  7840. #define GPIO_LCKR_LCK15_Pos (15U)
  7841. #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
  7842. #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
  7843. #define GPIO_LCKR_LCKK_Pos (16U)
  7844. #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
  7845. #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
  7846. /****************** Bit definition for GPIO_AFRL register *********************/
  7847. #define GPIO_AFRL_AFSEL0_Pos (0U)
  7848. #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
  7849. #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
  7850. #define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
  7851. #define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
  7852. #define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
  7853. #define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
  7854. #define GPIO_AFRL_AFSEL1_Pos (4U)
  7855. #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
  7856. #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
  7857. #define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
  7858. #define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
  7859. #define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
  7860. #define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
  7861. #define GPIO_AFRL_AFSEL2_Pos (8U)
  7862. #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
  7863. #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
  7864. #define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
  7865. #define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
  7866. #define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
  7867. #define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
  7868. #define GPIO_AFRL_AFSEL3_Pos (12U)
  7869. #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
  7870. #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
  7871. #define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
  7872. #define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
  7873. #define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
  7874. #define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
  7875. #define GPIO_AFRL_AFSEL4_Pos (16U)
  7876. #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
  7877. #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
  7878. #define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
  7879. #define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
  7880. #define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
  7881. #define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
  7882. #define GPIO_AFRL_AFSEL5_Pos (20U)
  7883. #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
  7884. #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
  7885. #define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
  7886. #define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
  7887. #define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
  7888. #define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
  7889. #define GPIO_AFRL_AFSEL6_Pos (24U)
  7890. #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
  7891. #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
  7892. #define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
  7893. #define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
  7894. #define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
  7895. #define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
  7896. #define GPIO_AFRL_AFSEL7_Pos (28U)
  7897. #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
  7898. #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
  7899. #define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
  7900. #define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
  7901. #define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
  7902. #define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
  7903. /* Legacy defines */
  7904. #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
  7905. #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
  7906. #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
  7907. #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
  7908. #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
  7909. #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
  7910. #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
  7911. #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
  7912. #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
  7913. #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
  7914. #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
  7915. #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
  7916. #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
  7917. #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
  7918. #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
  7919. #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
  7920. #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
  7921. #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
  7922. #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
  7923. #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
  7924. #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
  7925. #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
  7926. #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
  7927. #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
  7928. #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
  7929. #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
  7930. #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
  7931. #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
  7932. #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
  7933. #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
  7934. #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
  7935. #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
  7936. #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
  7937. #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
  7938. #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
  7939. #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
  7940. #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
  7941. #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
  7942. #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
  7943. #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
  7944. /****************** Bit definition for GPIO_AFRH register *********************/
  7945. #define GPIO_AFRH_AFSEL8_Pos (0U)
  7946. #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
  7947. #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
  7948. #define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
  7949. #define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
  7950. #define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
  7951. #define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
  7952. #define GPIO_AFRH_AFSEL9_Pos (4U)
  7953. #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
  7954. #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
  7955. #define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
  7956. #define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
  7957. #define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
  7958. #define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
  7959. #define GPIO_AFRH_AFSEL10_Pos (8U)
  7960. #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
  7961. #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
  7962. #define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
  7963. #define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
  7964. #define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
  7965. #define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
  7966. #define GPIO_AFRH_AFSEL11_Pos (12U)
  7967. #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
  7968. #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
  7969. #define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
  7970. #define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
  7971. #define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
  7972. #define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
  7973. #define GPIO_AFRH_AFSEL12_Pos (16U)
  7974. #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
  7975. #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
  7976. #define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
  7977. #define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
  7978. #define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
  7979. #define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
  7980. #define GPIO_AFRH_AFSEL13_Pos (20U)
  7981. #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
  7982. #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
  7983. #define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
  7984. #define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
  7985. #define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
  7986. #define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
  7987. #define GPIO_AFRH_AFSEL14_Pos (24U)
  7988. #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
  7989. #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
  7990. #define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
  7991. #define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
  7992. #define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
  7993. #define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
  7994. #define GPIO_AFRH_AFSEL15_Pos (28U)
  7995. #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
  7996. #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
  7997. #define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
  7998. #define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
  7999. #define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
  8000. #define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
  8001. /* Legacy defines */
  8002. #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
  8003. #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
  8004. #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
  8005. #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
  8006. #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
  8007. #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
  8008. #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
  8009. #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
  8010. #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
  8011. #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
  8012. #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
  8013. #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
  8014. #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
  8015. #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
  8016. #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
  8017. #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
  8018. #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
  8019. #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
  8020. #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
  8021. #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
  8022. #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
  8023. #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
  8024. #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
  8025. #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
  8026. #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
  8027. #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
  8028. #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
  8029. #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
  8030. #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
  8031. #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
  8032. #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
  8033. #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
  8034. #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
  8035. #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
  8036. #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
  8037. #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
  8038. #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
  8039. #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
  8040. #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
  8041. #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
  8042. /******************************************************************************/
  8043. /* */
  8044. /* Inter-integrated Circuit Interface */
  8045. /* */
  8046. /******************************************************************************/
  8047. /******************* Bit definition for I2C_CR1 register ********************/
  8048. #define I2C_CR1_PE_Pos (0U)
  8049. #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */
  8050. #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */
  8051. #define I2C_CR1_SMBUS_Pos (1U)
  8052. #define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
  8053. #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */
  8054. #define I2C_CR1_SMBTYPE_Pos (3U)
  8055. #define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
  8056. #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */
  8057. #define I2C_CR1_ENARP_Pos (4U)
  8058. #define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
  8059. #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */
  8060. #define I2C_CR1_ENPEC_Pos (5U)
  8061. #define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
  8062. #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */
  8063. #define I2C_CR1_ENGC_Pos (6U)
  8064. #define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
  8065. #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */
  8066. #define I2C_CR1_NOSTRETCH_Pos (7U)
  8067. #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
  8068. #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */
  8069. #define I2C_CR1_START_Pos (8U)
  8070. #define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) /*!< 0x00000100 */
  8071. #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */
  8072. #define I2C_CR1_STOP_Pos (9U)
  8073. #define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
  8074. #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */
  8075. #define I2C_CR1_ACK_Pos (10U)
  8076. #define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
  8077. #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */
  8078. #define I2C_CR1_POS_Pos (11U)
  8079. #define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) /*!< 0x00000800 */
  8080. #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */
  8081. #define I2C_CR1_PEC_Pos (12U)
  8082. #define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
  8083. #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */
  8084. #define I2C_CR1_ALERT_Pos (13U)
  8085. #define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
  8086. #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */
  8087. #define I2C_CR1_SWRST_Pos (15U)
  8088. #define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
  8089. #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */
  8090. /******************* Bit definition for I2C_CR2 register ********************/
  8091. #define I2C_CR2_FREQ_Pos (0U)
  8092. #define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
  8093. #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
  8094. #define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
  8095. #define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
  8096. #define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
  8097. #define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
  8098. #define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
  8099. #define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
  8100. #define I2C_CR2_ITERREN_Pos (8U)
  8101. #define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
  8102. #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */
  8103. #define I2C_CR2_ITEVTEN_Pos (9U)
  8104. #define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
  8105. #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */
  8106. #define I2C_CR2_ITBUFEN_Pos (10U)
  8107. #define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
  8108. #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */
  8109. #define I2C_CR2_DMAEN_Pos (11U)
  8110. #define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
  8111. #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */
  8112. #define I2C_CR2_LAST_Pos (12U)
  8113. #define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
  8114. #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */
  8115. /******************* Bit definition for I2C_OAR1 register *******************/
  8116. #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */
  8117. #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */
  8118. #define I2C_OAR1_ADD0_Pos (0U)
  8119. #define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
  8120. #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */
  8121. #define I2C_OAR1_ADD1_Pos (1U)
  8122. #define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
  8123. #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */
  8124. #define I2C_OAR1_ADD2_Pos (2U)
  8125. #define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
  8126. #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */
  8127. #define I2C_OAR1_ADD3_Pos (3U)
  8128. #define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
  8129. #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */
  8130. #define I2C_OAR1_ADD4_Pos (4U)
  8131. #define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
  8132. #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */
  8133. #define I2C_OAR1_ADD5_Pos (5U)
  8134. #define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
  8135. #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */
  8136. #define I2C_OAR1_ADD6_Pos (6U)
  8137. #define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
  8138. #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */
  8139. #define I2C_OAR1_ADD7_Pos (7U)
  8140. #define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
  8141. #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */
  8142. #define I2C_OAR1_ADD8_Pos (8U)
  8143. #define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
  8144. #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */
  8145. #define I2C_OAR1_ADD9_Pos (9U)
  8146. #define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
  8147. #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */
  8148. #define I2C_OAR1_ADDMODE_Pos (15U)
  8149. #define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
  8150. #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */
  8151. /******************* Bit definition for I2C_OAR2 register *******************/
  8152. #define I2C_OAR2_ENDUAL_Pos (0U)
  8153. #define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
  8154. #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */
  8155. #define I2C_OAR2_ADD2_Pos (1U)
  8156. #define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
  8157. #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */
  8158. /******************** Bit definition for I2C_DR register ********************/
  8159. #define I2C_DR_DR_Pos (0U)
  8160. #define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) /*!< 0x000000FF */
  8161. #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */
  8162. /******************* Bit definition for I2C_SR1 register ********************/
  8163. #define I2C_SR1_SB_Pos (0U)
  8164. #define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) /*!< 0x00000001 */
  8165. #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */
  8166. #define I2C_SR1_ADDR_Pos (1U)
  8167. #define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
  8168. #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */
  8169. #define I2C_SR1_BTF_Pos (2U)
  8170. #define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
  8171. #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */
  8172. #define I2C_SR1_ADD10_Pos (3U)
  8173. #define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
  8174. #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */
  8175. #define I2C_SR1_STOPF_Pos (4U)
  8176. #define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
  8177. #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */
  8178. #define I2C_SR1_RXNE_Pos (6U)
  8179. #define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
  8180. #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */
  8181. #define I2C_SR1_TXE_Pos (7U)
  8182. #define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
  8183. #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */
  8184. #define I2C_SR1_BERR_Pos (8U)
  8185. #define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
  8186. #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */
  8187. #define I2C_SR1_ARLO_Pos (9U)
  8188. #define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
  8189. #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */
  8190. #define I2C_SR1_AF_Pos (10U)
  8191. #define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) /*!< 0x00000400 */
  8192. #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */
  8193. #define I2C_SR1_OVR_Pos (11U)
  8194. #define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
  8195. #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */
  8196. #define I2C_SR1_PECERR_Pos (12U)
  8197. #define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
  8198. #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */
  8199. #define I2C_SR1_TIMEOUT_Pos (14U)
  8200. #define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
  8201. #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */
  8202. #define I2C_SR1_SMBALERT_Pos (15U)
  8203. #define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
  8204. #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */
  8205. /******************* Bit definition for I2C_SR2 register ********************/
  8206. #define I2C_SR2_MSL_Pos (0U)
  8207. #define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
  8208. #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */
  8209. #define I2C_SR2_BUSY_Pos (1U)
  8210. #define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
  8211. #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */
  8212. #define I2C_SR2_TRA_Pos (2U)
  8213. #define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
  8214. #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */
  8215. #define I2C_SR2_GENCALL_Pos (4U)
  8216. #define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
  8217. #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */
  8218. #define I2C_SR2_SMBDEFAULT_Pos (5U)
  8219. #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
  8220. #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */
  8221. #define I2C_SR2_SMBHOST_Pos (6U)
  8222. #define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
  8223. #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */
  8224. #define I2C_SR2_DUALF_Pos (7U)
  8225. #define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
  8226. #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */
  8227. #define I2C_SR2_PEC_Pos (8U)
  8228. #define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
  8229. #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */
  8230. /******************* Bit definition for I2C_CCR register ********************/
  8231. #define I2C_CCR_CCR_Pos (0U)
  8232. #define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
  8233. #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */
  8234. #define I2C_CCR_DUTY_Pos (14U)
  8235. #define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
  8236. #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */
  8237. #define I2C_CCR_FS_Pos (15U)
  8238. #define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) /*!< 0x00008000 */
  8239. #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */
  8240. /****************** Bit definition for I2C_TRISE register *******************/
  8241. #define I2C_TRISE_TRISE_Pos (0U)
  8242. #define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
  8243. #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
  8244. /****************** Bit definition for I2C_FLTR register *******************/
  8245. #define I2C_FLTR_DNF_Pos (0U)
  8246. #define I2C_FLTR_DNF_Msk (0xFUL << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */
  8247. #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */
  8248. #define I2C_FLTR_ANOFF_Pos (4U)
  8249. #define I2C_FLTR_ANOFF_Msk (0x1UL << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */
  8250. #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */
  8251. /******************************************************************************/
  8252. /* */
  8253. /* Fast Mode Plus Inter-integrated Circuit Interface (I2C) */
  8254. /* */
  8255. /******************************************************************************/
  8256. /******************* Bit definition for I2C_CR1 register *******************/
  8257. #define FMPI2C_CR1_PE_Pos (0U)
  8258. #define FMPI2C_CR1_PE_Msk (0x1UL << FMPI2C_CR1_PE_Pos) /*!< 0x00000001 */
  8259. #define FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk /*!< Peripheral enable */
  8260. #define FMPI2C_CR1_TXIE_Pos (1U)
  8261. #define FMPI2C_CR1_TXIE_Msk (0x1UL << FMPI2C_CR1_TXIE_Pos) /*!< 0x00000002 */
  8262. #define FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk /*!< TX interrupt enable */
  8263. #define FMPI2C_CR1_RXIE_Pos (2U)
  8264. #define FMPI2C_CR1_RXIE_Msk (0x1UL << FMPI2C_CR1_RXIE_Pos) /*!< 0x00000004 */
  8265. #define FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk /*!< RX interrupt enable */
  8266. #define FMPI2C_CR1_ADDRIE_Pos (3U)
  8267. #define FMPI2C_CR1_ADDRIE_Msk (0x1UL << FMPI2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
  8268. #define FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
  8269. #define FMPI2C_CR1_NACKIE_Pos (4U)
  8270. #define FMPI2C_CR1_NACKIE_Msk (0x1UL << FMPI2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
  8271. #define FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
  8272. #define FMPI2C_CR1_STOPIE_Pos (5U)
  8273. #define FMPI2C_CR1_STOPIE_Msk (0x1UL << FMPI2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
  8274. #define FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
  8275. #define FMPI2C_CR1_TCIE_Pos (6U)
  8276. #define FMPI2C_CR1_TCIE_Msk (0x1UL << FMPI2C_CR1_TCIE_Pos) /*!< 0x00000040 */
  8277. #define FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
  8278. #define FMPI2C_CR1_ERRIE_Pos (7U)
  8279. #define FMPI2C_CR1_ERRIE_Msk (0x1UL << FMPI2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
  8280. #define FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
  8281. #define FMPI2C_CR1_DNF_Pos (8U)
  8282. #define FMPI2C_CR1_DNF_Msk (0xFUL << FMPI2C_CR1_DNF_Pos) /*!< 0x00000F00 */
  8283. #define FMPI2C_CR1_DNF FMPI2C_CR1_DNF_Msk /*!< Digital noise filter */
  8284. #define FMPI2C_CR1_ANFOFF_Pos (12U)
  8285. #define FMPI2C_CR1_ANFOFF_Msk (0x1UL << FMPI2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
  8286. #define FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
  8287. #define FMPI2C_CR1_TXDMAEN_Pos (14U)
  8288. #define FMPI2C_CR1_TXDMAEN_Msk (0x1UL << FMPI2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
  8289. #define FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
  8290. #define FMPI2C_CR1_RXDMAEN_Pos (15U)
  8291. #define FMPI2C_CR1_RXDMAEN_Msk (0x1UL << FMPI2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
  8292. #define FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
  8293. #define FMPI2C_CR1_SBC_Pos (16U)
  8294. #define FMPI2C_CR1_SBC_Msk (0x1UL << FMPI2C_CR1_SBC_Pos) /*!< 0x00010000 */
  8295. #define FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk /*!< Slave byte control */
  8296. #define FMPI2C_CR1_NOSTRETCH_Pos (17U)
  8297. #define FMPI2C_CR1_NOSTRETCH_Msk (0x1UL << FMPI2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
  8298. #define FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
  8299. #define FMPI2C_CR1_GCEN_Pos (19U)
  8300. #define FMPI2C_CR1_GCEN_Msk (0x1UL << FMPI2C_CR1_GCEN_Pos) /*!< 0x00080000 */
  8301. #define FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk /*!< General call enable */
  8302. #define FMPI2C_CR1_SMBHEN_Pos (20U)
  8303. #define FMPI2C_CR1_SMBHEN_Msk (0x1UL << FMPI2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
  8304. #define FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
  8305. #define FMPI2C_CR1_SMBDEN_Pos (21U)
  8306. #define FMPI2C_CR1_SMBDEN_Msk (0x1UL << FMPI2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
  8307. #define FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
  8308. #define FMPI2C_CR1_ALERTEN_Pos (22U)
  8309. #define FMPI2C_CR1_ALERTEN_Msk (0x1UL << FMPI2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
  8310. #define FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
  8311. #define FMPI2C_CR1_PECEN_Pos (23U)
  8312. #define FMPI2C_CR1_PECEN_Msk (0x1UL << FMPI2C_CR1_PECEN_Pos) /*!< 0x00800000 */
  8313. #define FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk /*!< PEC enable */
  8314. /* Legacy Defines */
  8315. #define FMPI2C_CR1_DFN_Pos FMPI2C_CR1_DNF_Pos
  8316. #define FMPI2C_CR1_DFN_Msk FMPI2C_CR1_DNF_Msk
  8317. #define FMPI2C_CR1_DFN FMPI2C_CR1_DNF
  8318. /****************** Bit definition for I2C_CR2 register ********************/
  8319. #define FMPI2C_CR2_SADD_Pos (0U)
  8320. #define FMPI2C_CR2_SADD_Msk (0x3FFUL << FMPI2C_CR2_SADD_Pos) /*!< 0x000003FF */
  8321. #define FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk /*!< Slave address (master mode) */
  8322. #define FMPI2C_CR2_RD_WRN_Pos (10U)
  8323. #define FMPI2C_CR2_RD_WRN_Msk (0x1UL << FMPI2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
  8324. #define FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
  8325. #define FMPI2C_CR2_ADD10_Pos (11U)
  8326. #define FMPI2C_CR2_ADD10_Msk (0x1UL << FMPI2C_CR2_ADD10_Pos) /*!< 0x00000800 */
  8327. #define FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
  8328. #define FMPI2C_CR2_HEAD10R_Pos (12U)
  8329. #define FMPI2C_CR2_HEAD10R_Msk (0x1UL << FMPI2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
  8330. #define FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
  8331. #define FMPI2C_CR2_START_Pos (13U)
  8332. #define FMPI2C_CR2_START_Msk (0x1UL << FMPI2C_CR2_START_Pos) /*!< 0x00002000 */
  8333. #define FMPI2C_CR2_START FMPI2C_CR2_START_Msk /*!< START generation */
  8334. #define FMPI2C_CR2_STOP_Pos (14U)
  8335. #define FMPI2C_CR2_STOP_Msk (0x1UL << FMPI2C_CR2_STOP_Pos) /*!< 0x00004000 */
  8336. #define FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
  8337. #define FMPI2C_CR2_NACK_Pos (15U)
  8338. #define FMPI2C_CR2_NACK_Msk (0x1UL << FMPI2C_CR2_NACK_Pos) /*!< 0x00008000 */
  8339. #define FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
  8340. #define FMPI2C_CR2_NBYTES_Pos (16U)
  8341. #define FMPI2C_CR2_NBYTES_Msk (0xFFUL << FMPI2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
  8342. #define FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk /*!< Number of bytes */
  8343. #define FMPI2C_CR2_RELOAD_Pos (24U)
  8344. #define FMPI2C_CR2_RELOAD_Msk (0x1UL << FMPI2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
  8345. #define FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
  8346. #define FMPI2C_CR2_AUTOEND_Pos (25U)
  8347. #define FMPI2C_CR2_AUTOEND_Msk (0x1UL << FMPI2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
  8348. #define FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
  8349. #define FMPI2C_CR2_PECBYTE_Pos (26U)
  8350. #define FMPI2C_CR2_PECBYTE_Msk (0x1UL << FMPI2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
  8351. #define FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
  8352. /******************* Bit definition for I2C_OAR1 register ******************/
  8353. #define FMPI2C_OAR1_OA1_Pos (0U)
  8354. #define FMPI2C_OAR1_OA1_Msk (0x3FFUL << FMPI2C_OAR1_OA1_Pos) /*!< 0x000003FF */
  8355. #define FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk /*!< Interface own address 1 */
  8356. #define FMPI2C_OAR1_OA1MODE_Pos (10U)
  8357. #define FMPI2C_OAR1_OA1MODE_Msk (0x1UL << FMPI2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
  8358. #define FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
  8359. #define FMPI2C_OAR1_OA1EN_Pos (15U)
  8360. #define FMPI2C_OAR1_OA1EN_Msk (0x1UL << FMPI2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
  8361. #define FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
  8362. /******************* Bit definition for I2C_OAR2 register ******************/
  8363. #define FMPI2C_OAR2_OA2_Pos (1U)
  8364. #define FMPI2C_OAR2_OA2_Msk (0x7FUL << FMPI2C_OAR2_OA2_Pos) /*!< 0x000000FE */
  8365. #define FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk /*!< Interface own address 2 */
  8366. #define FMPI2C_OAR2_OA2MSK_Pos (8U)
  8367. #define FMPI2C_OAR2_OA2MSK_Msk (0x7UL << FMPI2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
  8368. #define FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
  8369. #define FMPI2C_OAR2_OA2EN_Pos (15U)
  8370. #define FMPI2C_OAR2_OA2EN_Msk (0x1UL << FMPI2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
  8371. #define FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
  8372. /******************* Bit definition for I2C_TIMINGR register *******************/
  8373. #define FMPI2C_TIMINGR_SCLL_Pos (0U)
  8374. #define FMPI2C_TIMINGR_SCLL_Msk (0xFFUL << FMPI2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
  8375. #define FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
  8376. #define FMPI2C_TIMINGR_SCLH_Pos (8U)
  8377. #define FMPI2C_TIMINGR_SCLH_Msk (0xFFUL << FMPI2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
  8378. #define FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
  8379. #define FMPI2C_TIMINGR_SDADEL_Pos (16U)
  8380. #define FMPI2C_TIMINGR_SDADEL_Msk (0xFUL << FMPI2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
  8381. #define FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
  8382. #define FMPI2C_TIMINGR_SCLDEL_Pos (20U)
  8383. #define FMPI2C_TIMINGR_SCLDEL_Msk (0xFUL << FMPI2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
  8384. #define FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
  8385. #define FMPI2C_TIMINGR_PRESC_Pos (28U)
  8386. #define FMPI2C_TIMINGR_PRESC_Msk (0xFUL << FMPI2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
  8387. #define FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
  8388. /******************* Bit definition for I2C_TIMEOUTR register *******************/
  8389. #define FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U)
  8390. #define FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
  8391. #define FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
  8392. #define FMPI2C_TIMEOUTR_TIDLE_Pos (12U)
  8393. #define FMPI2C_TIMEOUTR_TIDLE_Msk (0x1UL << FMPI2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
  8394. #define FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
  8395. #define FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U)
  8396. #define FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
  8397. #define FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
  8398. #define FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U)
  8399. #define FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
  8400. #define FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */
  8401. #define FMPI2C_TIMEOUTR_TEXTEN_Pos (31U)
  8402. #define FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1UL << FMPI2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
  8403. #define FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
  8404. /****************** Bit definition for I2C_ISR register *********************/
  8405. #define FMPI2C_ISR_TXE_Pos (0U)
  8406. #define FMPI2C_ISR_TXE_Msk (0x1UL << FMPI2C_ISR_TXE_Pos) /*!< 0x00000001 */
  8407. #define FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk /*!< Transmit data register empty */
  8408. #define FMPI2C_ISR_TXIS_Pos (1U)
  8409. #define FMPI2C_ISR_TXIS_Msk (0x1UL << FMPI2C_ISR_TXIS_Pos) /*!< 0x00000002 */
  8410. #define FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
  8411. #define FMPI2C_ISR_RXNE_Pos (2U)
  8412. #define FMPI2C_ISR_RXNE_Msk (0x1UL << FMPI2C_ISR_RXNE_Pos) /*!< 0x00000004 */
  8413. #define FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk /*!< Receive data register not empty */
  8414. #define FMPI2C_ISR_ADDR_Pos (3U)
  8415. #define FMPI2C_ISR_ADDR_Msk (0x1UL << FMPI2C_ISR_ADDR_Pos) /*!< 0x00000008 */
  8416. #define FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */
  8417. #define FMPI2C_ISR_NACKF_Pos (4U)
  8418. #define FMPI2C_ISR_NACKF_Msk (0x1UL << FMPI2C_ISR_NACKF_Pos) /*!< 0x00000010 */
  8419. #define FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk /*!< NACK received flag */
  8420. #define FMPI2C_ISR_STOPF_Pos (5U)
  8421. #define FMPI2C_ISR_STOPF_Msk (0x1UL << FMPI2C_ISR_STOPF_Pos) /*!< 0x00000020 */
  8422. #define FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk /*!< STOP detection flag */
  8423. #define FMPI2C_ISR_TC_Pos (6U)
  8424. #define FMPI2C_ISR_TC_Msk (0x1UL << FMPI2C_ISR_TC_Pos) /*!< 0x00000040 */
  8425. #define FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
  8426. #define FMPI2C_ISR_TCR_Pos (7U)
  8427. #define FMPI2C_ISR_TCR_Msk (0x1UL << FMPI2C_ISR_TCR_Pos) /*!< 0x00000080 */
  8428. #define FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk /*!< Transfer complete reload */
  8429. #define FMPI2C_ISR_BERR_Pos (8U)
  8430. #define FMPI2C_ISR_BERR_Msk (0x1UL << FMPI2C_ISR_BERR_Pos) /*!< 0x00000100 */
  8431. #define FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk /*!< Bus error */
  8432. #define FMPI2C_ISR_ARLO_Pos (9U)
  8433. #define FMPI2C_ISR_ARLO_Msk (0x1UL << FMPI2C_ISR_ARLO_Pos) /*!< 0x00000200 */
  8434. #define FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk /*!< Arbitration lost */
  8435. #define FMPI2C_ISR_OVR_Pos (10U)
  8436. #define FMPI2C_ISR_OVR_Msk (0x1UL << FMPI2C_ISR_OVR_Pos) /*!< 0x00000400 */
  8437. #define FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk /*!< Overrun/Underrun */
  8438. #define FMPI2C_ISR_PECERR_Pos (11U)
  8439. #define FMPI2C_ISR_PECERR_Msk (0x1UL << FMPI2C_ISR_PECERR_Pos) /*!< 0x00000800 */
  8440. #define FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk /*!< PEC error in reception */
  8441. #define FMPI2C_ISR_TIMEOUT_Pos (12U)
  8442. #define FMPI2C_ISR_TIMEOUT_Msk (0x1UL << FMPI2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
  8443. #define FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
  8444. #define FMPI2C_ISR_ALERT_Pos (13U)
  8445. #define FMPI2C_ISR_ALERT_Msk (0x1UL << FMPI2C_ISR_ALERT_Pos) /*!< 0x00002000 */
  8446. #define FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk /*!< SMBus alert */
  8447. #define FMPI2C_ISR_BUSY_Pos (15U)
  8448. #define FMPI2C_ISR_BUSY_Msk (0x1UL << FMPI2C_ISR_BUSY_Pos) /*!< 0x00008000 */
  8449. #define FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk /*!< Bus busy */
  8450. #define FMPI2C_ISR_DIR_Pos (16U)
  8451. #define FMPI2C_ISR_DIR_Msk (0x1UL << FMPI2C_ISR_DIR_Pos) /*!< 0x00010000 */
  8452. #define FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
  8453. #define FMPI2C_ISR_ADDCODE_Pos (17U)
  8454. #define FMPI2C_ISR_ADDCODE_Msk (0x7FUL << FMPI2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
  8455. #define FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
  8456. /****************** Bit definition for I2C_ICR register *********************/
  8457. #define FMPI2C_ICR_ADDRCF_Pos (3U)
  8458. #define FMPI2C_ICR_ADDRCF_Msk (0x1UL << FMPI2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
  8459. #define FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
  8460. #define FMPI2C_ICR_NACKCF_Pos (4U)
  8461. #define FMPI2C_ICR_NACKCF_Msk (0x1UL << FMPI2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
  8462. #define FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk /*!< NACK clear flag */
  8463. #define FMPI2C_ICR_STOPCF_Pos (5U)
  8464. #define FMPI2C_ICR_STOPCF_Msk (0x1UL << FMPI2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
  8465. #define FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
  8466. #define FMPI2C_ICR_BERRCF_Pos (8U)
  8467. #define FMPI2C_ICR_BERRCF_Msk (0x1UL << FMPI2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
  8468. #define FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
  8469. #define FMPI2C_ICR_ARLOCF_Pos (9U)
  8470. #define FMPI2C_ICR_ARLOCF_Msk (0x1UL << FMPI2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
  8471. #define FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
  8472. #define FMPI2C_ICR_OVRCF_Pos (10U)
  8473. #define FMPI2C_ICR_OVRCF_Msk (0x1UL << FMPI2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
  8474. #define FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
  8475. #define FMPI2C_ICR_PECCF_Pos (11U)
  8476. #define FMPI2C_ICR_PECCF_Msk (0x1UL << FMPI2C_ICR_PECCF_Pos) /*!< 0x00000800 */
  8477. #define FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk /*!< PAC error clear flag */
  8478. #define FMPI2C_ICR_TIMOUTCF_Pos (12U)
  8479. #define FMPI2C_ICR_TIMOUTCF_Msk (0x1UL << FMPI2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
  8480. #define FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
  8481. #define FMPI2C_ICR_ALERTCF_Pos (13U)
  8482. #define FMPI2C_ICR_ALERTCF_Msk (0x1UL << FMPI2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
  8483. #define FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
  8484. /****************** Bit definition for I2C_PECR register *********************/
  8485. #define FMPI2C_PECR_PEC_Pos (0U)
  8486. #define FMPI2C_PECR_PEC_Msk (0xFFUL << FMPI2C_PECR_PEC_Pos) /*!< 0x000000FF */
  8487. #define FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk /*!< PEC register */
  8488. /****************** Bit definition for I2C_RXDR register *********************/
  8489. #define FMPI2C_RXDR_RXDATA_Pos (0U)
  8490. #define FMPI2C_RXDR_RXDATA_Msk (0xFFUL << FMPI2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
  8491. #define FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
  8492. /****************** Bit definition for I2C_TXDR register *********************/
  8493. #define FMPI2C_TXDR_TXDATA_Pos (0U)
  8494. #define FMPI2C_TXDR_TXDATA_Msk (0xFFUL << FMPI2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
  8495. #define FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
  8496. /******************************************************************************/
  8497. /* */
  8498. /* Independent WATCHDOG */
  8499. /* */
  8500. /******************************************************************************/
  8501. /******************* Bit definition for IWDG_KR register ********************/
  8502. #define IWDG_KR_KEY_Pos (0U)
  8503. #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
  8504. #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
  8505. /******************* Bit definition for IWDG_PR register ********************/
  8506. #define IWDG_PR_PR_Pos (0U)
  8507. #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */
  8508. #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
  8509. #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x01 */
  8510. #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x02 */
  8511. #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x04 */
  8512. /******************* Bit definition for IWDG_RLR register *******************/
  8513. #define IWDG_RLR_RL_Pos (0U)
  8514. #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
  8515. #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
  8516. /******************* Bit definition for IWDG_SR register ********************/
  8517. #define IWDG_SR_PVU_Pos (0U)
  8518. #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
  8519. #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */
  8520. #define IWDG_SR_RVU_Pos (1U)
  8521. #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
  8522. #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */
  8523. /******************************************************************************/
  8524. /* */
  8525. /* Power Control */
  8526. /* */
  8527. /******************************************************************************/
  8528. /******************** Bit definition for PWR_CR register ********************/
  8529. #define PWR_CR_LPDS_Pos (0U)
  8530. #define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
  8531. #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
  8532. #define PWR_CR_PDDS_Pos (1U)
  8533. #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
  8534. #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
  8535. #define PWR_CR_CWUF_Pos (2U)
  8536. #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
  8537. #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
  8538. #define PWR_CR_CSBF_Pos (3U)
  8539. #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
  8540. #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
  8541. #define PWR_CR_PVDE_Pos (4U)
  8542. #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
  8543. #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
  8544. #define PWR_CR_PLS_Pos (5U)
  8545. #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
  8546. #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
  8547. #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */
  8548. #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */
  8549. #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */
  8550. /*!< PVD level configuration */
  8551. #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */
  8552. #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */
  8553. #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */
  8554. #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */
  8555. #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */
  8556. #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */
  8557. #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */
  8558. #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */
  8559. #define PWR_CR_DBP_Pos (8U)
  8560. #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */
  8561. #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
  8562. #define PWR_CR_FPDS_Pos (9U)
  8563. #define PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) /*!< 0x00000200 */
  8564. #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
  8565. #define PWR_CR_LPLVDS_Pos (10U)
  8566. #define PWR_CR_LPLVDS_Msk (0x1UL << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */
  8567. #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low Power Regulator Low Voltage in Deep Sleep mode */
  8568. #define PWR_CR_MRLVDS_Pos (11U)
  8569. #define PWR_CR_MRLVDS_Msk (0x1UL << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */
  8570. #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main Regulator Low Voltage in Deep Sleep mode */
  8571. #define PWR_CR_ADCDC1_Pos (13U)
  8572. #define PWR_CR_ADCDC1_Msk (0x1UL << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */
  8573. #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */
  8574. #define PWR_CR_VOS_Pos (14U)
  8575. #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x0000C000 */
  8576. #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
  8577. #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */
  8578. #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */
  8579. #define PWR_CR_FMSSR_Pos (20U)
  8580. #define PWR_CR_FMSSR_Msk (0x1UL << PWR_CR_FMSSR_Pos) /*!< 0x00100000 */
  8581. #define PWR_CR_FMSSR PWR_CR_FMSSR_Msk /*!< Flash Memory Sleep System Run */
  8582. #define PWR_CR_FISSR_Pos (21U)
  8583. #define PWR_CR_FISSR_Msk (0x1UL << PWR_CR_FISSR_Pos) /*!< 0x00200000 */
  8584. #define PWR_CR_FISSR PWR_CR_FISSR_Msk /*!< Flash Interface Stop while System Run */
  8585. /******************* Bit definition for PWR_CSR register ********************/
  8586. #define PWR_CSR_WUF_Pos (0U)
  8587. #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
  8588. #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
  8589. #define PWR_CSR_SBF_Pos (1U)
  8590. #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
  8591. #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
  8592. #define PWR_CSR_PVDO_Pos (2U)
  8593. #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
  8594. #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
  8595. #define PWR_CSR_BRR_Pos (3U)
  8596. #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
  8597. #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
  8598. #define PWR_CSR_EWUP3_Pos (6U)
  8599. #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000040 */
  8600. #define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */
  8601. #define PWR_CSR_EWUP2_Pos (7U)
  8602. #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000080 */
  8603. #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */
  8604. #define PWR_CSR_EWUP1_Pos (8U)
  8605. #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */
  8606. #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */
  8607. #define PWR_CSR_BRE_Pos (9U)
  8608. #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
  8609. #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
  8610. #define PWR_CSR_VOSRDY_Pos (14U)
  8611. #define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
  8612. #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
  8613. /******************************************************************************/
  8614. /* */
  8615. /* QUADSPI */
  8616. /* */
  8617. /******************************************************************************/
  8618. /*
  8619. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  8620. */
  8621. #define QSPI1_V2_1L /*!< QSPI Virtual Version */
  8622. /***************** Bit definition for QUADSPI_CR register *******************/
  8623. #define QUADSPI_CR_EN_Pos (0U)
  8624. #define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos) /*!< 0x00000001 */
  8625. #define QUADSPI_CR_EN QUADSPI_CR_EN_Msk /*!< Enable */
  8626. #define QUADSPI_CR_ABORT_Pos (1U)
  8627. #define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos) /*!< 0x00000002 */
  8628. #define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk /*!< Abort request */
  8629. #define QUADSPI_CR_DMAEN_Pos (2U)
  8630. #define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos) /*!< 0x00000004 */
  8631. #define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk /*!< DMA Enable */
  8632. #define QUADSPI_CR_TCEN_Pos (3U)
  8633. #define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos) /*!< 0x00000008 */
  8634. #define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk /*!< Timeout Counter Enable */
  8635. #define QUADSPI_CR_SSHIFT_Pos (4U)
  8636. #define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos) /*!< 0x00000010 */
  8637. #define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk /*!< SSHIFT Sample Shift */
  8638. #define QUADSPI_CR_DFM_Pos (6U)
  8639. #define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos) /*!< 0x00000040 */
  8640. #define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk /*!< Dual Flash Mode */
  8641. #define QUADSPI_CR_FSEL_Pos (7U)
  8642. #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
  8643. #define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk /*!< Flash Select */
  8644. #define QUADSPI_CR_FTHRES_Pos (8U)
  8645. #define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001F00 */
  8646. #define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk /*!< FTHRES[3:0] FIFO Level */
  8647. #define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000100 */
  8648. #define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000200 */
  8649. #define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000400 */
  8650. #define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000800 */
  8651. #define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001000 */
  8652. #define QUADSPI_CR_TEIE_Pos (16U)
  8653. #define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos) /*!< 0x00010000 */
  8654. #define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk /*!< Transfer Error Interrupt Enable */
  8655. #define QUADSPI_CR_TCIE_Pos (17U)
  8656. #define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos) /*!< 0x00020000 */
  8657. #define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk /*!< Transfer Complete Interrupt Enable */
  8658. #define QUADSPI_CR_FTIE_Pos (18U)
  8659. #define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos) /*!< 0x00040000 */
  8660. #define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk /*!< FIFO Threshold Interrupt Enable */
  8661. #define QUADSPI_CR_SMIE_Pos (19U)
  8662. #define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos) /*!< 0x00080000 */
  8663. #define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk /*!< Status Match Interrupt Enable */
  8664. #define QUADSPI_CR_TOIE_Pos (20U)
  8665. #define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos) /*!< 0x00100000 */
  8666. #define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk /*!< TimeOut Interrupt Enable */
  8667. #define QUADSPI_CR_APMS_Pos (22U)
  8668. #define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos) /*!< 0x00400000 */
  8669. #define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk /*!< Bit 1 */
  8670. #define QUADSPI_CR_PMM_Pos (23U)
  8671. #define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos) /*!< 0x00800000 */
  8672. #define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk /*!< Polling Match Mode */
  8673. #define QUADSPI_CR_PRESCALER_Pos (24U)
  8674. #define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos) /*!< 0xFF000000 */
  8675. #define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk /*!< PRESCALER[7:0] Clock prescaler */
  8676. #define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x01000000 */
  8677. #define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x02000000 */
  8678. #define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x04000000 */
  8679. #define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x08000000 */
  8680. #define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x10000000 */
  8681. #define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x20000000 */
  8682. #define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x40000000 */
  8683. #define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x80000000 */
  8684. /***************** Bit definition for QUADSPI_DCR register ******************/
  8685. #define QUADSPI_DCR_CKMODE_Pos (0U)
  8686. #define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos) /*!< 0x00000001 */
  8687. #define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk /*!< Mode 0 / Mode 3 */
  8688. #define QUADSPI_DCR_CSHT_Pos (8U)
  8689. #define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000700 */
  8690. #define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk /*!< CSHT[2:0]: ChipSelect High Time */
  8691. #define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000100 */
  8692. #define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000200 */
  8693. #define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000400 */
  8694. #define QUADSPI_DCR_FSIZE_Pos (16U)
  8695. #define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x001F0000 */
  8696. #define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk /*!< FSIZE[4:0]: Flash Size */
  8697. #define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00010000 */
  8698. #define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00020000 */
  8699. #define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00040000 */
  8700. #define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00080000 */
  8701. #define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00100000 */
  8702. /****************** Bit definition for QUADSPI_SR register *******************/
  8703. #define QUADSPI_SR_TEF_Pos (0U)
  8704. #define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos) /*!< 0x00000001 */
  8705. #define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk /*!< Transfer Error Flag */
  8706. #define QUADSPI_SR_TCF_Pos (1U)
  8707. #define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos) /*!< 0x00000002 */
  8708. #define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk /*!< Transfer Complete Flag */
  8709. #define QUADSPI_SR_FTF_Pos (2U)
  8710. #define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos) /*!< 0x00000004 */
  8711. #define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk /*!< FIFO Threshlod Flag */
  8712. #define QUADSPI_SR_SMF_Pos (3U)
  8713. #define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos) /*!< 0x00000008 */
  8714. #define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk /*!< Status Match Flag */
  8715. #define QUADSPI_SR_TOF_Pos (4U)
  8716. #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
  8717. #define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk /*!< Timeout Flag */
  8718. #define QUADSPI_SR_BUSY_Pos (5U)
  8719. #define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos) /*!< 0x00000020 */
  8720. #define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk /*!< Busy */
  8721. #define QUADSPI_SR_FLEVEL_Pos (8U)
  8722. #define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00003F00 */
  8723. #define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk /*!< FIFO Threshlod Flag */
  8724. #define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000100 */
  8725. #define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000200 */
  8726. #define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000400 */
  8727. #define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000800 */
  8728. #define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00001000 */
  8729. #define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00002000 */
  8730. /****************** Bit definition for QUADSPI_FCR register ******************/
  8731. #define QUADSPI_FCR_CTEF_Pos (0U)
  8732. #define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos) /*!< 0x00000001 */
  8733. #define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk /*!< Clear Transfer Error Flag */
  8734. #define QUADSPI_FCR_CTCF_Pos (1U)
  8735. #define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos) /*!< 0x00000002 */
  8736. #define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk /*!< Clear Transfer Complete Flag */
  8737. #define QUADSPI_FCR_CSMF_Pos (3U)
  8738. #define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos) /*!< 0x00000008 */
  8739. #define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk /*!< Clear Status Match Flag */
  8740. #define QUADSPI_FCR_CTOF_Pos (4U)
  8741. #define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos) /*!< 0x00000010 */
  8742. #define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk /*!< Clear Timeout Flag */
  8743. /****************** Bit definition for QUADSPI_DLR register ******************/
  8744. #define QUADSPI_DLR_DL_Pos (0U)
  8745. #define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos) /*!< 0xFFFFFFFF */
  8746. #define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk /*!< DL[31:0]: Data Length */
  8747. /****************** Bit definition for QUADSPI_CCR register ******************/
  8748. #define QUADSPI_CCR_INSTRUCTION_Pos (0U)
  8749. #define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */
  8750. #define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk /*!< INSTRUCTION[7:0]: Instruction */
  8751. #define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */
  8752. #define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */
  8753. #define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */
  8754. #define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */
  8755. #define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */
  8756. #define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */
  8757. #define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */
  8758. #define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */
  8759. #define QUADSPI_CCR_IMODE_Pos (8U)
  8760. #define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000300 */
  8761. #define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk /*!< IMODE[1:0]: Instruction Mode */
  8762. #define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000100 */
  8763. #define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000200 */
  8764. #define QUADSPI_CCR_ADMODE_Pos (10U)
  8765. #define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000C00 */
  8766. #define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk /*!< ADMODE[1:0]: Address Mode */
  8767. #define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000400 */
  8768. #define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000800 */
  8769. #define QUADSPI_CCR_ADSIZE_Pos (12U)
  8770. #define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00003000 */
  8771. #define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk /*!< ADSIZE[1:0]: Address Size */
  8772. #define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00001000 */
  8773. #define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00002000 */
  8774. #define QUADSPI_CCR_ABMODE_Pos (14U)
  8775. #define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x0000C000 */
  8776. #define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk /*!< ABMODE[1:0]: Alternate Bytes Mode */
  8777. #define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00004000 */
  8778. #define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00008000 */
  8779. #define QUADSPI_CCR_ABSIZE_Pos (16U)
  8780. #define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00030000 */
  8781. #define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk /*!< ABSIZE[1:0]: Instruction Mode */
  8782. #define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00010000 */
  8783. #define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00020000 */
  8784. #define QUADSPI_CCR_DCYC_Pos (18U)
  8785. #define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos) /*!< 0x007C0000 */
  8786. #define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk /*!< DCYC[4:0]: Dummy Cycles */
  8787. #define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00040000 */
  8788. #define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00080000 */
  8789. #define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00100000 */
  8790. #define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00200000 */
  8791. #define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00400000 */
  8792. #define QUADSPI_CCR_DMODE_Pos (24U)
  8793. #define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x03000000 */
  8794. #define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk /*!< DMODE[1:0]: Data Mode */
  8795. #define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x01000000 */
  8796. #define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x02000000 */
  8797. #define QUADSPI_CCR_FMODE_Pos (26U)
  8798. #define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x0C000000 */
  8799. #define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk /*!< FMODE[1:0]: Functional Mode */
  8800. #define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x04000000 */
  8801. #define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x08000000 */
  8802. #define QUADSPI_CCR_SIOO_Pos (28U)
  8803. #define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos) /*!< 0x10000000 */
  8804. #define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk /*!< SIOO: Send Instruction Only Once Mode */
  8805. #define QUADSPI_CCR_DHHC_Pos (30U)
  8806. #define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos) /*!< 0x40000000 */
  8807. #define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk /*!< DHHC: Delay Half Hclk Cycle */
  8808. #define QUADSPI_CCR_DDRM_Pos (31U)
  8809. #define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos) /*!< 0x80000000 */
  8810. #define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk /*!< DDRM: Double Data Rate Mode */
  8811. /****************** Bit definition for QUADSPI_AR register *******************/
  8812. #define QUADSPI_AR_ADDRESS_Pos (0U)
  8813. #define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
  8814. #define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk /*!< ADDRESS[31:0]: Address */
  8815. /****************** Bit definition for QUADSPI_ABR register ******************/
  8816. #define QUADSPI_ABR_ALTERNATE_Pos (0U)
  8817. #define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */
  8818. #define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk /*!< ALTERNATE[31:0]: Alternate Bytes */
  8819. /****************** Bit definition for QUADSPI_DR register *******************/
  8820. #define QUADSPI_DR_DATA_Pos (0U)
  8821. #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
  8822. #define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk /*!< DATA[31:0]: Data */
  8823. /****************** Bit definition for QUADSPI_PSMKR register ****************/
  8824. #define QUADSPI_PSMKR_MASK_Pos (0U)
  8825. #define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */
  8826. #define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk /*!< MASK[31:0]: Status Mask */
  8827. /****************** Bit definition for QUADSPI_PSMAR register ****************/
  8828. #define QUADSPI_PSMAR_MATCH_Pos (0U)
  8829. #define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */
  8830. #define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk /*!< MATCH[31:0]: Status Match */
  8831. /****************** Bit definition for QUADSPI_PIR register *****************/
  8832. #define QUADSPI_PIR_INTERVAL_Pos (0U)
  8833. #define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */
  8834. #define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk /*!< INTERVAL[15:0]: Polling Interval */
  8835. /****************** Bit definition for QUADSPI_LPTR register *****************/
  8836. #define QUADSPI_LPTR_TIMEOUT_Pos (0U)
  8837. #define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */
  8838. #define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk /*!< TIMEOUT[15:0]: Timeout period */
  8839. /******************************************************************************/
  8840. /* */
  8841. /* Reset and Clock Control */
  8842. /* */
  8843. /******************************************************************************/
  8844. /******************** Bit definition for RCC_CR register ********************/
  8845. #define RCC_CR_HSION_Pos (0U)
  8846. #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */
  8847. #define RCC_CR_HSION RCC_CR_HSION_Msk
  8848. #define RCC_CR_HSIRDY_Pos (1U)
  8849. #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
  8850. #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
  8851. #define RCC_CR_HSITRIM_Pos (3U)
  8852. #define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
  8853. #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
  8854. #define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
  8855. #define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
  8856. #define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
  8857. #define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
  8858. #define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
  8859. #define RCC_CR_HSICAL_Pos (8U)
  8860. #define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
  8861. #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
  8862. #define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
  8863. #define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
  8864. #define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
  8865. #define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
  8866. #define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
  8867. #define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
  8868. #define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
  8869. #define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
  8870. #define RCC_CR_HSEON_Pos (16U)
  8871. #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
  8872. #define RCC_CR_HSEON RCC_CR_HSEON_Msk
  8873. #define RCC_CR_HSERDY_Pos (17U)
  8874. #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
  8875. #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
  8876. #define RCC_CR_HSEBYP_Pos (18U)
  8877. #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
  8878. #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
  8879. #define RCC_CR_CSSON_Pos (19U)
  8880. #define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
  8881. #define RCC_CR_CSSON RCC_CR_CSSON_Msk
  8882. #define RCC_CR_PLLON_Pos (24U)
  8883. #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
  8884. #define RCC_CR_PLLON RCC_CR_PLLON_Msk
  8885. #define RCC_CR_PLLRDY_Pos (25U)
  8886. #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
  8887. #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
  8888. /*
  8889. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  8890. */
  8891. #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
  8892. #define RCC_CR_PLLI2SON_Pos (26U)
  8893. #define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
  8894. #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
  8895. #define RCC_CR_PLLI2SRDY_Pos (27U)
  8896. #define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
  8897. #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
  8898. /******************** Bit definition for RCC_PLLCFGR register ***************/
  8899. #define RCC_PLLCFGR_PLLM_Pos (0U)
  8900. #define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
  8901. #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
  8902. #define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
  8903. #define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
  8904. #define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
  8905. #define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
  8906. #define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
  8907. #define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
  8908. #define RCC_PLLCFGR_PLLN_Pos (6U)
  8909. #define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
  8910. #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
  8911. #define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
  8912. #define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
  8913. #define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
  8914. #define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
  8915. #define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
  8916. #define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
  8917. #define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
  8918. #define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
  8919. #define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
  8920. #define RCC_PLLCFGR_PLLP_Pos (16U)
  8921. #define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
  8922. #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
  8923. #define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
  8924. #define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
  8925. #define RCC_PLLCFGR_PLLSRC_Pos (22U)
  8926. #define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
  8927. #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
  8928. #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
  8929. #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
  8930. #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
  8931. #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
  8932. #define RCC_PLLCFGR_PLLQ_Pos (24U)
  8933. #define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
  8934. #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
  8935. #define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
  8936. #define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
  8937. #define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
  8938. #define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
  8939. /*
  8940. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  8941. */
  8942. #define RCC_PLLR_I2S_CLKSOURCE_SUPPORT /*!< Support PLLR clock as I2S clock source */
  8943. #define RCC_PLLCFGR_PLLR_Pos (28U)
  8944. #define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x70000000 */
  8945. #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
  8946. #define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x10000000 */
  8947. #define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x20000000 */
  8948. #define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x40000000 */
  8949. /******************** Bit definition for RCC_CFGR register ******************/
  8950. /*!< SW configuration */
  8951. #define RCC_CFGR_SW_Pos (0U)
  8952. #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
  8953. #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
  8954. #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
  8955. #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
  8956. #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
  8957. #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
  8958. #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
  8959. /*!< SWS configuration */
  8960. #define RCC_CFGR_SWS_Pos (2U)
  8961. #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
  8962. #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
  8963. #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
  8964. #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
  8965. #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
  8966. #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
  8967. #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
  8968. /*!< HPRE configuration */
  8969. #define RCC_CFGR_HPRE_Pos (4U)
  8970. #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
  8971. #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
  8972. #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
  8973. #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
  8974. #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
  8975. #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
  8976. #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
  8977. #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
  8978. #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
  8979. #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
  8980. #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
  8981. #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
  8982. #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
  8983. #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
  8984. #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
  8985. /*!< PPRE1 configuration */
  8986. #define RCC_CFGR_PPRE1_Pos (10U)
  8987. #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
  8988. #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
  8989. #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
  8990. #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
  8991. #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
  8992. #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
  8993. #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
  8994. #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
  8995. #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
  8996. #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
  8997. /*!< PPRE2 configuration */
  8998. #define RCC_CFGR_PPRE2_Pos (13U)
  8999. #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
  9000. #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
  9001. #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
  9002. #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
  9003. #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
  9004. #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
  9005. #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
  9006. #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
  9007. #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
  9008. #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
  9009. /*!< RTCPRE configuration */
  9010. #define RCC_CFGR_RTCPRE_Pos (16U)
  9011. #define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
  9012. #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
  9013. #define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
  9014. #define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
  9015. #define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
  9016. #define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
  9017. #define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
  9018. /*!< MCO1 configuration */
  9019. #define RCC_CFGR_MCO1_Pos (21U)
  9020. #define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
  9021. #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
  9022. #define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
  9023. #define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
  9024. #define RCC_CFGR_MCO1PRE_Pos (24U)
  9025. #define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
  9026. #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
  9027. #define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
  9028. #define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
  9029. #define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
  9030. #define RCC_CFGR_MCO2PRE_Pos (27U)
  9031. #define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
  9032. #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
  9033. #define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
  9034. #define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
  9035. #define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
  9036. #define RCC_CFGR_MCO2_Pos (30U)
  9037. #define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
  9038. #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
  9039. #define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
  9040. #define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
  9041. /******************** Bit definition for RCC_CIR register *******************/
  9042. #define RCC_CIR_LSIRDYF_Pos (0U)
  9043. #define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
  9044. #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
  9045. #define RCC_CIR_LSERDYF_Pos (1U)
  9046. #define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
  9047. #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
  9048. #define RCC_CIR_HSIRDYF_Pos (2U)
  9049. #define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
  9050. #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
  9051. #define RCC_CIR_HSERDYF_Pos (3U)
  9052. #define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
  9053. #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
  9054. #define RCC_CIR_PLLRDYF_Pos (4U)
  9055. #define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
  9056. #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
  9057. #define RCC_CIR_PLLI2SRDYF_Pos (5U)
  9058. #define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
  9059. #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
  9060. #define RCC_CIR_CSSF_Pos (7U)
  9061. #define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
  9062. #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
  9063. #define RCC_CIR_LSIRDYIE_Pos (8U)
  9064. #define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
  9065. #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
  9066. #define RCC_CIR_LSERDYIE_Pos (9U)
  9067. #define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
  9068. #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
  9069. #define RCC_CIR_HSIRDYIE_Pos (10U)
  9070. #define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
  9071. #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
  9072. #define RCC_CIR_HSERDYIE_Pos (11U)
  9073. #define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
  9074. #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
  9075. #define RCC_CIR_PLLRDYIE_Pos (12U)
  9076. #define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
  9077. #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
  9078. #define RCC_CIR_PLLI2SRDYIE_Pos (13U)
  9079. #define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */
  9080. #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
  9081. #define RCC_CIR_LSIRDYC_Pos (16U)
  9082. #define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
  9083. #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
  9084. #define RCC_CIR_LSERDYC_Pos (17U)
  9085. #define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
  9086. #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
  9087. #define RCC_CIR_HSIRDYC_Pos (18U)
  9088. #define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
  9089. #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
  9090. #define RCC_CIR_HSERDYC_Pos (19U)
  9091. #define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
  9092. #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
  9093. #define RCC_CIR_PLLRDYC_Pos (20U)
  9094. #define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
  9095. #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
  9096. #define RCC_CIR_PLLI2SRDYC_Pos (21U)
  9097. #define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */
  9098. #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
  9099. #define RCC_CIR_CSSC_Pos (23U)
  9100. #define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
  9101. #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
  9102. /******************** Bit definition for RCC_AHB1RSTR register **************/
  9103. #define RCC_AHB1RSTR_GPIOARST_Pos (0U)
  9104. #define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
  9105. #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
  9106. #define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
  9107. #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
  9108. #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
  9109. #define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
  9110. #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
  9111. #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
  9112. #define RCC_AHB1RSTR_GPIODRST_Pos (3U)
  9113. #define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
  9114. #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
  9115. #define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
  9116. #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
  9117. #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
  9118. #define RCC_AHB1RSTR_CRCRST_Pos (12U)
  9119. #define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */
  9120. #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
  9121. #define RCC_AHB1RSTR_DMA1RST_Pos (21U)
  9122. #define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */
  9123. #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
  9124. #define RCC_AHB1RSTR_DMA2RST_Pos (22U)
  9125. #define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */
  9126. #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
  9127. /******************** Bit definition for RCC_AHB2RSTR register **************/
  9128. #define RCC_AHB2RSTR_RNGRST_Pos (6U)
  9129. #define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) /*!< 0x00000040 */
  9130. #define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
  9131. #define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
  9132. #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
  9133. #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
  9134. /******************** Bit definition for RCC_AHB3RSTR register **************/
  9135. #define RCC_AHB3RSTR_FSMCRST_Pos (0U)
  9136. #define RCC_AHB3RSTR_FSMCRST_Msk (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos) /*!< 0x00000001 */
  9137. #define RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk
  9138. #define RCC_AHB3RSTR_QSPIRST_Pos (1U)
  9139. #define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos) /*!< 0x00000002 */
  9140. #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
  9141. /******************** Bit definition for RCC_APB1RSTR register **************/
  9142. #define RCC_APB1RSTR_TIM2RST_Pos (0U)
  9143. #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
  9144. #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
  9145. #define RCC_APB1RSTR_TIM3RST_Pos (1U)
  9146. #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
  9147. #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
  9148. #define RCC_APB1RSTR_TIM4RST_Pos (2U)
  9149. #define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
  9150. #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
  9151. #define RCC_APB1RSTR_TIM5RST_Pos (3U)
  9152. #define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
  9153. #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
  9154. #define RCC_APB1RSTR_TIM6RST_Pos (4U)
  9155. #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
  9156. #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
  9157. #define RCC_APB1RSTR_TIM7RST_Pos (5U)
  9158. #define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
  9159. #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
  9160. #define RCC_APB1RSTR_TIM12RST_Pos (6U)
  9161. #define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
  9162. #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
  9163. #define RCC_APB1RSTR_TIM13RST_Pos (7U)
  9164. #define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
  9165. #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
  9166. #define RCC_APB1RSTR_TIM14RST_Pos (8U)
  9167. #define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
  9168. #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
  9169. #define RCC_APB1RSTR_WWDGRST_Pos (11U)
  9170. #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
  9171. #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
  9172. #define RCC_APB1RSTR_SPI2RST_Pos (14U)
  9173. #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
  9174. #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
  9175. #define RCC_APB1RSTR_SPI3RST_Pos (15U)
  9176. #define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
  9177. #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
  9178. #define RCC_APB1RSTR_USART2RST_Pos (17U)
  9179. #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
  9180. #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
  9181. #define RCC_APB1RSTR_USART3RST_Pos (18U)
  9182. #define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
  9183. #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
  9184. #define RCC_APB1RSTR_I2C1RST_Pos (21U)
  9185. #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
  9186. #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
  9187. #define RCC_APB1RSTR_I2C2RST_Pos (22U)
  9188. #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
  9189. #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
  9190. #define RCC_APB1RSTR_I2C3RST_Pos (23U)
  9191. #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */
  9192. #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
  9193. #define RCC_APB1RSTR_FMPI2C1RST_Pos (24U)
  9194. #define RCC_APB1RSTR_FMPI2C1RST_Msk (0x1UL << RCC_APB1RSTR_FMPI2C1RST_Pos) /*!< 0x01000000 */
  9195. #define RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk
  9196. #define RCC_APB1RSTR_CAN1RST_Pos (25U)
  9197. #define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
  9198. #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
  9199. #define RCC_APB1RSTR_CAN2RST_Pos (26U)
  9200. #define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */
  9201. #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
  9202. #define RCC_APB1RSTR_PWRRST_Pos (28U)
  9203. #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
  9204. #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
  9205. /******************** Bit definition for RCC_APB2RSTR register **************/
  9206. #define RCC_APB2RSTR_TIM1RST_Pos (0U)
  9207. #define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */
  9208. #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
  9209. #define RCC_APB2RSTR_TIM8RST_Pos (1U)
  9210. #define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */
  9211. #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
  9212. #define RCC_APB2RSTR_USART1RST_Pos (4U)
  9213. #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
  9214. #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
  9215. #define RCC_APB2RSTR_USART6RST_Pos (5U)
  9216. #define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
  9217. #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
  9218. #define RCC_APB2RSTR_ADCRST_Pos (8U)
  9219. #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */
  9220. #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
  9221. #define RCC_APB2RSTR_SDIORST_Pos (11U)
  9222. #define RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */
  9223. #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
  9224. #define RCC_APB2RSTR_SPI1RST_Pos (12U)
  9225. #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
  9226. #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
  9227. #define RCC_APB2RSTR_SPI4RST_Pos (13U)
  9228. #define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */
  9229. #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
  9230. #define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
  9231. #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
  9232. #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
  9233. #define RCC_APB2RSTR_TIM9RST_Pos (16U)
  9234. #define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */
  9235. #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
  9236. #define RCC_APB2RSTR_TIM10RST_Pos (17U)
  9237. #define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
  9238. #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
  9239. #define RCC_APB2RSTR_TIM11RST_Pos (18U)
  9240. #define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
  9241. #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
  9242. #define RCC_APB2RSTR_SPI5RST_Pos (20U)
  9243. #define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos) /*!< 0x00100000 */
  9244. #define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
  9245. #define RCC_APB2RSTR_DFSDM1RST_Pos (24U)
  9246. #define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos) /*!< 0x01000000 */
  9247. #define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
  9248. /******************** Bit definition for RCC_AHB1ENR register ***************/
  9249. #define RCC_AHB1ENR_GPIOAEN_Pos (0U)
  9250. #define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */
  9251. #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
  9252. #define RCC_AHB1ENR_GPIOBEN_Pos (1U)
  9253. #define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */
  9254. #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
  9255. #define RCC_AHB1ENR_GPIOCEN_Pos (2U)
  9256. #define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */
  9257. #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
  9258. #define RCC_AHB1ENR_GPIODEN_Pos (3U)
  9259. #define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */
  9260. #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
  9261. #define RCC_AHB1ENR_GPIOHEN_Pos (7U)
  9262. #define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */
  9263. #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
  9264. #define RCC_AHB1ENR_CRCEN_Pos (12U)
  9265. #define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
  9266. #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
  9267. #define RCC_AHB1ENR_DMA1EN_Pos (21U)
  9268. #define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */
  9269. #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
  9270. #define RCC_AHB1ENR_DMA2EN_Pos (22U)
  9271. #define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */
  9272. #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
  9273. /******************** Bit definition for RCC_AHB2ENR register ***************/
  9274. /*
  9275. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  9276. */
  9277. #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */
  9278. #define RCC_AHB2ENR_RNGEN_Pos (6U)
  9279. #define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) /*!< 0x00000040 */
  9280. #define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
  9281. #define RCC_AHB2ENR_OTGFSEN_Pos (7U)
  9282. #define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */
  9283. #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
  9284. /******************** Bit definition for RCC_AHB3ENR register ***************/
  9285. /*
  9286. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  9287. */
  9288. #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */
  9289. #define RCC_AHB3ENR_FSMCEN_Pos (0U)
  9290. #define RCC_AHB3ENR_FSMCEN_Msk (0x1UL << RCC_AHB3ENR_FSMCEN_Pos) /*!< 0x00000001 */
  9291. #define RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk
  9292. #define RCC_AHB3ENR_QSPIEN_Pos (1U)
  9293. #define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000002 */
  9294. #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
  9295. /******************** Bit definition for RCC_APB1ENR register ***************/
  9296. #define RCC_APB1ENR_TIM2EN_Pos (0U)
  9297. #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
  9298. #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
  9299. #define RCC_APB1ENR_TIM3EN_Pos (1U)
  9300. #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
  9301. #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
  9302. #define RCC_APB1ENR_TIM4EN_Pos (2U)
  9303. #define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
  9304. #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
  9305. #define RCC_APB1ENR_TIM5EN_Pos (3U)
  9306. #define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
  9307. #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
  9308. #define RCC_APB1ENR_TIM6EN_Pos (4U)
  9309. #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
  9310. #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
  9311. #define RCC_APB1ENR_TIM7EN_Pos (5U)
  9312. #define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
  9313. #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
  9314. #define RCC_APB1ENR_TIM12EN_Pos (6U)
  9315. #define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
  9316. #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
  9317. #define RCC_APB1ENR_TIM13EN_Pos (7U)
  9318. #define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
  9319. #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
  9320. #define RCC_APB1ENR_TIM14EN_Pos (8U)
  9321. #define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
  9322. #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
  9323. #define RCC_APB1ENR_RTCAPBEN_Pos (10U)
  9324. #define RCC_APB1ENR_RTCAPBEN_Msk (0x1UL << RCC_APB1ENR_RTCAPBEN_Pos) /*!< 0x00000400 */
  9325. #define RCC_APB1ENR_RTCAPBEN RCC_APB1ENR_RTCAPBEN_Msk
  9326. #define RCC_APB1ENR_WWDGEN_Pos (11U)
  9327. #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
  9328. #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
  9329. #define RCC_APB1ENR_SPI2EN_Pos (14U)
  9330. #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
  9331. #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
  9332. #define RCC_APB1ENR_SPI3EN_Pos (15U)
  9333. #define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
  9334. #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
  9335. #define RCC_APB1ENR_USART2EN_Pos (17U)
  9336. #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
  9337. #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
  9338. #define RCC_APB1ENR_USART3EN_Pos (18U)
  9339. #define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
  9340. #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
  9341. #define RCC_APB1ENR_I2C1EN_Pos (21U)
  9342. #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
  9343. #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
  9344. #define RCC_APB1ENR_I2C2EN_Pos (22U)
  9345. #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
  9346. #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
  9347. #define RCC_APB1ENR_I2C3EN_Pos (23U)
  9348. #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */
  9349. #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
  9350. #define RCC_APB1ENR_FMPI2C1EN_Pos (24U)
  9351. #define RCC_APB1ENR_FMPI2C1EN_Msk (0x1UL << RCC_APB1ENR_FMPI2C1EN_Pos) /*!< 0x01000000 */
  9352. #define RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk
  9353. #define RCC_APB1ENR_CAN1EN_Pos (25U)
  9354. #define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
  9355. #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
  9356. #define RCC_APB1ENR_CAN2EN_Pos (26U)
  9357. #define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */
  9358. #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
  9359. #define RCC_APB1ENR_PWREN_Pos (28U)
  9360. #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
  9361. #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
  9362. /******************** Bit definition for RCC_APB2ENR register ***************/
  9363. #define RCC_APB2ENR_TIM1EN_Pos (0U)
  9364. #define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */
  9365. #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
  9366. #define RCC_APB2ENR_TIM8EN_Pos (1U)
  9367. #define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */
  9368. #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
  9369. #define RCC_APB2ENR_USART1EN_Pos (4U)
  9370. #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */
  9371. #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
  9372. #define RCC_APB2ENR_USART6EN_Pos (5U)
  9373. #define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */
  9374. #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
  9375. #define RCC_APB2ENR_ADC1EN_Pos (8U)
  9376. #define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */
  9377. #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
  9378. #define RCC_APB2ENR_SDIOEN_Pos (11U)
  9379. #define RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */
  9380. #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
  9381. #define RCC_APB2ENR_SPI1EN_Pos (12U)
  9382. #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
  9383. #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
  9384. #define RCC_APB2ENR_SPI4EN_Pos (13U)
  9385. #define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */
  9386. #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
  9387. #define RCC_APB2ENR_SYSCFGEN_Pos (14U)
  9388. #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */
  9389. #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
  9390. #define RCC_APB2ENR_EXTITEN_Pos (15U)
  9391. #define RCC_APB2ENR_EXTITEN_Msk (0x1UL << RCC_APB2ENR_EXTITEN_Pos) /*!< 0x00008000 */
  9392. #define RCC_APB2ENR_EXTITEN RCC_APB2ENR_EXTITEN_Msk
  9393. #define RCC_APB2ENR_TIM9EN_Pos (16U)
  9394. #define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */
  9395. #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
  9396. #define RCC_APB2ENR_TIM10EN_Pos (17U)
  9397. #define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */
  9398. #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
  9399. #define RCC_APB2ENR_TIM11EN_Pos (18U)
  9400. #define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */
  9401. #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
  9402. #define RCC_APB2ENR_SPI5EN_Pos (20U)
  9403. #define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos) /*!< 0x00100000 */
  9404. #define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
  9405. #define RCC_APB2ENR_DFSDM1EN_Pos (24U)
  9406. #define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos) /*!< 0x01000000 */
  9407. #define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
  9408. /******************** Bit definition for RCC_AHB1LPENR register *************/
  9409. #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
  9410. #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
  9411. #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
  9412. #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
  9413. #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
  9414. #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
  9415. #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
  9416. #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
  9417. #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
  9418. #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
  9419. #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
  9420. #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
  9421. #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
  9422. #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
  9423. #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
  9424. #define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
  9425. #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
  9426. #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
  9427. #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
  9428. #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
  9429. #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
  9430. #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
  9431. #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
  9432. #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
  9433. #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
  9434. #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
  9435. #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
  9436. #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
  9437. #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
  9438. #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
  9439. /******************** Bit definition for RCC_AHB2LPENR register *************/
  9440. #define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
  9441. #define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
  9442. #define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
  9443. #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
  9444. #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
  9445. #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
  9446. /******************** Bit definition for RCC_AHB3LPENR register *************/
  9447. #define RCC_AHB3LPENR_FSMCLPEN_Pos (0U)
  9448. #define RCC_AHB3LPENR_FSMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos) /*!< 0x00000001 */
  9449. #define RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk
  9450. #define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
  9451. #define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */
  9452. #define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
  9453. /******************** Bit definition for RCC_APB1LPENR register *************/
  9454. #define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
  9455. #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
  9456. #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
  9457. #define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
  9458. #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
  9459. #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
  9460. #define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
  9461. #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
  9462. #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
  9463. #define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
  9464. #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
  9465. #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
  9466. #define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
  9467. #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
  9468. #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
  9469. #define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
  9470. #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
  9471. #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
  9472. #define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
  9473. #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
  9474. #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
  9475. #define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
  9476. #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
  9477. #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
  9478. #define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
  9479. #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
  9480. #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
  9481. #define RCC_APB1LPENR_RTCAPBLPEN_Pos (10U)
  9482. #define RCC_APB1LPENR_RTCAPBLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCAPBLPEN_Pos) /*!< 0x00000400 */
  9483. #define RCC_APB1LPENR_RTCAPBLPEN RCC_APB1LPENR_RTCAPBLPEN_Msk
  9484. #define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
  9485. #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
  9486. #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
  9487. #define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
  9488. #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
  9489. #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
  9490. #define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
  9491. #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
  9492. #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
  9493. #define RCC_APB1LPENR_USART2LPEN_Pos (17U)
  9494. #define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
  9495. #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
  9496. #define RCC_APB1LPENR_USART3LPEN_Pos (18U)
  9497. #define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
  9498. #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
  9499. #define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
  9500. #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
  9501. #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
  9502. #define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
  9503. #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
  9504. #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
  9505. #define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
  9506. #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
  9507. #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
  9508. #define RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U)
  9509. #define RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_FMPI2C1LPEN_Pos) /*!< 0x01000000 */
  9510. #define RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk
  9511. #define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
  9512. #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
  9513. #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
  9514. #define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
  9515. #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
  9516. #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
  9517. #define RCC_APB1LPENR_PWRLPEN_Pos (28U)
  9518. #define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
  9519. #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
  9520. /******************** Bit definition for RCC_APB2LPENR register *************/
  9521. #define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
  9522. #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
  9523. #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
  9524. #define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
  9525. #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
  9526. #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
  9527. #define RCC_APB2LPENR_USART1LPEN_Pos (4U)
  9528. #define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
  9529. #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
  9530. #define RCC_APB2LPENR_USART6LPEN_Pos (5U)
  9531. #define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
  9532. #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
  9533. #define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
  9534. #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
  9535. #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
  9536. #define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
  9537. #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
  9538. #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
  9539. #define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
  9540. #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
  9541. #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
  9542. #define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
  9543. #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
  9544. #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
  9545. #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
  9546. #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
  9547. #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
  9548. #define RCC_APB2LPENR_EXTITLPEN_Pos (15U)
  9549. #define RCC_APB2LPENR_EXTITLPEN_Msk (0x1UL << RCC_APB2LPENR_EXTITLPEN_Pos) /*!< 0x00008000 */
  9550. #define RCC_APB2LPENR_EXTITLPEN RCC_APB2LPENR_EXTITLPEN_Msk
  9551. #define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
  9552. #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
  9553. #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
  9554. #define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
  9555. #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
  9556. #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
  9557. #define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
  9558. #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
  9559. #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
  9560. #define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
  9561. #define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos) /*!< 0x00100000 */
  9562. #define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
  9563. #define RCC_APB2LPENR_DFSDM1LPEN_Pos (24U)
  9564. #define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos) /*!< 0x01000000 */
  9565. #define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
  9566. /******************** Bit definition for RCC_BDCR register ******************/
  9567. #define RCC_BDCR_LSEON_Pos (0U)
  9568. #define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
  9569. #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
  9570. #define RCC_BDCR_LSERDY_Pos (1U)
  9571. #define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
  9572. #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
  9573. #define RCC_BDCR_LSEBYP_Pos (2U)
  9574. #define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
  9575. #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
  9576. #define RCC_BDCR_LSEMOD_Pos (3U)
  9577. #define RCC_BDCR_LSEMOD_Msk (0x1UL << RCC_BDCR_LSEMOD_Pos) /*!< 0x00000008 */
  9578. #define RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk
  9579. #define RCC_BDCR_RTCSEL_Pos (8U)
  9580. #define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
  9581. #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
  9582. #define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
  9583. #define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
  9584. #define RCC_BDCR_RTCEN_Pos (15U)
  9585. #define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
  9586. #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
  9587. #define RCC_BDCR_BDRST_Pos (16U)
  9588. #define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
  9589. #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
  9590. /******************** Bit definition for RCC_CSR register *******************/
  9591. #define RCC_CSR_LSION_Pos (0U)
  9592. #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
  9593. #define RCC_CSR_LSION RCC_CSR_LSION_Msk
  9594. #define RCC_CSR_LSIRDY_Pos (1U)
  9595. #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
  9596. #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
  9597. #define RCC_CSR_RMVF_Pos (24U)
  9598. #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
  9599. #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
  9600. #define RCC_CSR_BORRSTF_Pos (25U)
  9601. #define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) /*!< 0x02000000 */
  9602. #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
  9603. #define RCC_CSR_PINRSTF_Pos (26U)
  9604. #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
  9605. #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
  9606. #define RCC_CSR_PORRSTF_Pos (27U)
  9607. #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
  9608. #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
  9609. #define RCC_CSR_SFTRSTF_Pos (28U)
  9610. #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
  9611. #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
  9612. #define RCC_CSR_IWDGRSTF_Pos (29U)
  9613. #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
  9614. #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
  9615. #define RCC_CSR_WWDGRSTF_Pos (30U)
  9616. #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
  9617. #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
  9618. #define RCC_CSR_LPWRRSTF_Pos (31U)
  9619. #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
  9620. #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
  9621. /* Legacy defines */
  9622. #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
  9623. #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
  9624. /******************** Bit definition for RCC_SSCGR register *****************/
  9625. #define RCC_SSCGR_MODPER_Pos (0U)
  9626. #define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */
  9627. #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
  9628. #define RCC_SSCGR_INCSTEP_Pos (13U)
  9629. #define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */
  9630. #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
  9631. #define RCC_SSCGR_SPREADSEL_Pos (30U)
  9632. #define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */
  9633. #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
  9634. #define RCC_SSCGR_SSCGEN_Pos (31U)
  9635. #define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */
  9636. #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
  9637. /******************** Bit definition for RCC_PLLI2SCFGR register ************/
  9638. #define RCC_PLLI2SCFGR_PLLI2SM_Pos (0U)
  9639. #define RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FUL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */
  9640. #define RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk
  9641. #define RCC_PLLI2SCFGR_PLLI2SM_0 (0x01UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */
  9642. #define RCC_PLLI2SCFGR_PLLI2SM_1 (0x02UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */
  9643. #define RCC_PLLI2SCFGR_PLLI2SM_2 (0x04UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */
  9644. #define RCC_PLLI2SCFGR_PLLI2SM_3 (0x08UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */
  9645. #define RCC_PLLI2SCFGR_PLLI2SM_4 (0x10UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */
  9646. #define RCC_PLLI2SCFGR_PLLI2SM_5 (0x20UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */
  9647. #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
  9648. #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
  9649. #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
  9650. #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
  9651. #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
  9652. #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
  9653. #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
  9654. #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
  9655. #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
  9656. #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
  9657. #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
  9658. #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
  9659. #define RCC_PLLI2SCFGR_PLLI2SSRC_Pos (22U)
  9660. #define RCC_PLLI2SCFGR_PLLI2SSRC_Msk (0x1UL << RCC_PLLI2SCFGR_PLLI2SSRC_Pos) /*!< 0x00400000 */
  9661. #define RCC_PLLI2SCFGR_PLLI2SSRC RCC_PLLI2SCFGR_PLLI2SSRC_Msk
  9662. #define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
  9663. #define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */
  9664. #define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
  9665. #define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */
  9666. #define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */
  9667. #define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */
  9668. #define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */
  9669. #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
  9670. #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
  9671. #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
  9672. #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
  9673. #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
  9674. #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
  9675. /******************** Bit definition for RCC_DCKCFGR register ***************/
  9676. #define RCC_DCKCFGR_CKDFSDM1ASEL_Pos (15U)
  9677. #define RCC_DCKCFGR_CKDFSDM1ASEL_Msk (0x1UL << RCC_DCKCFGR_CKDFSDM1ASEL_Pos) /*!< 0x00008000 */
  9678. #define RCC_DCKCFGR_CKDFSDM1ASEL RCC_DCKCFGR_CKDFSDM1ASEL_Msk
  9679. #define RCC_DCKCFGR_TIMPRE_Pos (24U)
  9680. #define RCC_DCKCFGR_TIMPRE_Msk (0x1UL << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */
  9681. #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk
  9682. #define RCC_DCKCFGR_I2S1SRC_Pos (25U)
  9683. #define RCC_DCKCFGR_I2S1SRC_Msk (0x3UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x06000000 */
  9684. #define RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk
  9685. #define RCC_DCKCFGR_I2S1SRC_0 (0x1UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x02000000 */
  9686. #define RCC_DCKCFGR_I2S1SRC_1 (0x2UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x04000000 */
  9687. #define RCC_DCKCFGR_I2S2SRC_Pos (27U)
  9688. #define RCC_DCKCFGR_I2S2SRC_Msk (0x3UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x18000000 */
  9689. #define RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk
  9690. #define RCC_DCKCFGR_I2S2SRC_0 (0x1UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x08000000 */
  9691. #define RCC_DCKCFGR_I2S2SRC_1 (0x2UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x10000000 */
  9692. #define RCC_DCKCFGR_CKDFSDM1SEL_Pos (31U)
  9693. #define RCC_DCKCFGR_CKDFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR_CKDFSDM1SEL_Pos) /*!< 0x80000000 */
  9694. #define RCC_DCKCFGR_CKDFSDM1SEL RCC_DCKCFGR_CKDFSDM1SEL_Msk
  9695. /******************** Bit definition for RCC_CKGATENR register ***************/
  9696. #define RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U)
  9697. #define RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1UL << RCC_CKGATENR_AHB2APB1_CKEN_Pos) /*!< 0x00000001 */
  9698. #define RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk
  9699. #define RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U)
  9700. #define RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1UL << RCC_CKGATENR_AHB2APB2_CKEN_Pos) /*!< 0x00000002 */
  9701. #define RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk
  9702. #define RCC_CKGATENR_CM4DBG_CKEN_Pos (2U)
  9703. #define RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1UL << RCC_CKGATENR_CM4DBG_CKEN_Pos) /*!< 0x00000004 */
  9704. #define RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk
  9705. #define RCC_CKGATENR_SPARE_CKEN_Pos (3U)
  9706. #define RCC_CKGATENR_SPARE_CKEN_Msk (0x1UL << RCC_CKGATENR_SPARE_CKEN_Pos) /*!< 0x00000008 */
  9707. #define RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk
  9708. #define RCC_CKGATENR_SRAM_CKEN_Pos (4U)
  9709. #define RCC_CKGATENR_SRAM_CKEN_Msk (0x1UL << RCC_CKGATENR_SRAM_CKEN_Pos) /*!< 0x00000010 */
  9710. #define RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk
  9711. #define RCC_CKGATENR_FLITF_CKEN_Pos (5U)
  9712. #define RCC_CKGATENR_FLITF_CKEN_Msk (0x1UL << RCC_CKGATENR_FLITF_CKEN_Pos) /*!< 0x00000020 */
  9713. #define RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk
  9714. #define RCC_CKGATENR_RCC_CKEN_Pos (6U)
  9715. #define RCC_CKGATENR_RCC_CKEN_Msk (0x1UL << RCC_CKGATENR_RCC_CKEN_Pos) /*!< 0x00000040 */
  9716. #define RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk
  9717. #define RCC_CKGATENR_RCC_EVTCTL_Pos (7U)
  9718. #define RCC_CKGATENR_RCC_EVTCTL_Msk (0x1UL << RCC_CKGATENR_RCC_EVTCTL_Pos) /*!< 0x00000080 */
  9719. #define RCC_CKGATENR_RCC_EVTCTL RCC_CKGATENR_RCC_EVTCTL_Msk
  9720. /******************** Bit definition for RCC_DCKCFGR2 register ***************/
  9721. #define RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U)
  9722. #define RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00C00000 */
  9723. #define RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk
  9724. #define RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00400000 */
  9725. #define RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00800000 */
  9726. #define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
  9727. #define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */
  9728. #define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
  9729. #define RCC_DCKCFGR2_SDIOSEL_Pos (28U)
  9730. #define RCC_DCKCFGR2_SDIOSEL_Msk (0x1UL << RCC_DCKCFGR2_SDIOSEL_Pos) /*!< 0x10000000 */
  9731. #define RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk
  9732. /******************************************************************************/
  9733. /* */
  9734. /* RNG */
  9735. /* */
  9736. /******************************************************************************/
  9737. /******************** Bits definition for RNG_CR register *******************/
  9738. #define RNG_CR_RNGEN_Pos (2U)
  9739. #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */
  9740. #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
  9741. #define RNG_CR_IE_Pos (3U)
  9742. #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */
  9743. #define RNG_CR_IE RNG_CR_IE_Msk
  9744. /******************** Bits definition for RNG_SR register *******************/
  9745. #define RNG_SR_DRDY_Pos (0U)
  9746. #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */
  9747. #define RNG_SR_DRDY RNG_SR_DRDY_Msk
  9748. #define RNG_SR_CECS_Pos (1U)
  9749. #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */
  9750. #define RNG_SR_CECS RNG_SR_CECS_Msk
  9751. #define RNG_SR_SECS_Pos (2U)
  9752. #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */
  9753. #define RNG_SR_SECS RNG_SR_SECS_Msk
  9754. #define RNG_SR_CEIS_Pos (5U)
  9755. #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */
  9756. #define RNG_SR_CEIS RNG_SR_CEIS_Msk
  9757. #define RNG_SR_SEIS_Pos (6U)
  9758. #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */
  9759. #define RNG_SR_SEIS RNG_SR_SEIS_Msk
  9760. /******************************************************************************/
  9761. /* */
  9762. /* Real-Time Clock (RTC) */
  9763. /* */
  9764. /******************************************************************************/
  9765. /******************** Bits definition for RTC_TR register *******************/
  9766. #define RTC_TR_PM_Pos (22U)
  9767. #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */
  9768. #define RTC_TR_PM RTC_TR_PM_Msk
  9769. #define RTC_TR_HT_Pos (20U)
  9770. #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */
  9771. #define RTC_TR_HT RTC_TR_HT_Msk
  9772. #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */
  9773. #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */
  9774. #define RTC_TR_HU_Pos (16U)
  9775. #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */
  9776. #define RTC_TR_HU RTC_TR_HU_Msk
  9777. #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */
  9778. #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */
  9779. #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */
  9780. #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */
  9781. #define RTC_TR_MNT_Pos (12U)
  9782. #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */
  9783. #define RTC_TR_MNT RTC_TR_MNT_Msk
  9784. #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */
  9785. #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */
  9786. #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */
  9787. #define RTC_TR_MNU_Pos (8U)
  9788. #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
  9789. #define RTC_TR_MNU RTC_TR_MNU_Msk
  9790. #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */
  9791. #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */
  9792. #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */
  9793. #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */
  9794. #define RTC_TR_ST_Pos (4U)
  9795. #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */
  9796. #define RTC_TR_ST RTC_TR_ST_Msk
  9797. #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */
  9798. #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */
  9799. #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */
  9800. #define RTC_TR_SU_Pos (0U)
  9801. #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */
  9802. #define RTC_TR_SU RTC_TR_SU_Msk
  9803. #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */
  9804. #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */
  9805. #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */
  9806. #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */
  9807. /******************** Bits definition for RTC_DR register *******************/
  9808. #define RTC_DR_YT_Pos (20U)
  9809. #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */
  9810. #define RTC_DR_YT RTC_DR_YT_Msk
  9811. #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */
  9812. #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */
  9813. #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */
  9814. #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */
  9815. #define RTC_DR_YU_Pos (16U)
  9816. #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */
  9817. #define RTC_DR_YU RTC_DR_YU_Msk
  9818. #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */
  9819. #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */
  9820. #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */
  9821. #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */
  9822. #define RTC_DR_WDU_Pos (13U)
  9823. #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
  9824. #define RTC_DR_WDU RTC_DR_WDU_Msk
  9825. #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */
  9826. #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */
  9827. #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */
  9828. #define RTC_DR_MT_Pos (12U)
  9829. #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */
  9830. #define RTC_DR_MT RTC_DR_MT_Msk
  9831. #define RTC_DR_MU_Pos (8U)
  9832. #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */
  9833. #define RTC_DR_MU RTC_DR_MU_Msk
  9834. #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */
  9835. #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */
  9836. #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */
  9837. #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */
  9838. #define RTC_DR_DT_Pos (4U)
  9839. #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */
  9840. #define RTC_DR_DT RTC_DR_DT_Msk
  9841. #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */
  9842. #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */
  9843. #define RTC_DR_DU_Pos (0U)
  9844. #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */
  9845. #define RTC_DR_DU RTC_DR_DU_Msk
  9846. #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */
  9847. #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */
  9848. #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */
  9849. #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */
  9850. /******************** Bits definition for RTC_CR register *******************/
  9851. #define RTC_CR_COE_Pos (23U)
  9852. #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */
  9853. #define RTC_CR_COE RTC_CR_COE_Msk
  9854. #define RTC_CR_OSEL_Pos (21U)
  9855. #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
  9856. #define RTC_CR_OSEL RTC_CR_OSEL_Msk
  9857. #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
  9858. #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
  9859. #define RTC_CR_POL_Pos (20U)
  9860. #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */
  9861. #define RTC_CR_POL RTC_CR_POL_Msk
  9862. #define RTC_CR_COSEL_Pos (19U)
  9863. #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
  9864. #define RTC_CR_COSEL RTC_CR_COSEL_Msk
  9865. #define RTC_CR_BKP_Pos (18U)
  9866. #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */
  9867. #define RTC_CR_BKP RTC_CR_BKP_Msk
  9868. #define RTC_CR_SUB1H_Pos (17U)
  9869. #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
  9870. #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
  9871. #define RTC_CR_ADD1H_Pos (16U)
  9872. #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
  9873. #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
  9874. #define RTC_CR_TSIE_Pos (15U)
  9875. #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
  9876. #define RTC_CR_TSIE RTC_CR_TSIE_Msk
  9877. #define RTC_CR_WUTIE_Pos (14U)
  9878. #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
  9879. #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
  9880. #define RTC_CR_ALRBIE_Pos (13U)
  9881. #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
  9882. #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
  9883. #define RTC_CR_ALRAIE_Pos (12U)
  9884. #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
  9885. #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
  9886. #define RTC_CR_TSE_Pos (11U)
  9887. #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */
  9888. #define RTC_CR_TSE RTC_CR_TSE_Msk
  9889. #define RTC_CR_WUTE_Pos (10U)
  9890. #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
  9891. #define RTC_CR_WUTE RTC_CR_WUTE_Msk
  9892. #define RTC_CR_ALRBE_Pos (9U)
  9893. #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
  9894. #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
  9895. #define RTC_CR_ALRAE_Pos (8U)
  9896. #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
  9897. #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
  9898. #define RTC_CR_DCE_Pos (7U)
  9899. #define RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) /*!< 0x00000080 */
  9900. #define RTC_CR_DCE RTC_CR_DCE_Msk
  9901. #define RTC_CR_FMT_Pos (6U)
  9902. #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */
  9903. #define RTC_CR_FMT RTC_CR_FMT_Msk
  9904. #define RTC_CR_BYPSHAD_Pos (5U)
  9905. #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
  9906. #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
  9907. #define RTC_CR_REFCKON_Pos (4U)
  9908. #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
  9909. #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
  9910. #define RTC_CR_TSEDGE_Pos (3U)
  9911. #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
  9912. #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
  9913. #define RTC_CR_WUCKSEL_Pos (0U)
  9914. #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
  9915. #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
  9916. #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
  9917. #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
  9918. #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
  9919. /* Legacy defines */
  9920. #define RTC_CR_BCK RTC_CR_BKP
  9921. /******************** Bits definition for RTC_ISR register ******************/
  9922. #define RTC_ISR_RECALPF_Pos (16U)
  9923. #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */
  9924. #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
  9925. #define RTC_ISR_TAMP1F_Pos (13U)
  9926. #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */
  9927. #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
  9928. #define RTC_ISR_TAMP2F_Pos (14U)
  9929. #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */
  9930. #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
  9931. #define RTC_ISR_TSOVF_Pos (12U)
  9932. #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */
  9933. #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
  9934. #define RTC_ISR_TSF_Pos (11U)
  9935. #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */
  9936. #define RTC_ISR_TSF RTC_ISR_TSF_Msk
  9937. #define RTC_ISR_WUTF_Pos (10U)
  9938. #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */
  9939. #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
  9940. #define RTC_ISR_ALRBF_Pos (9U)
  9941. #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */
  9942. #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
  9943. #define RTC_ISR_ALRAF_Pos (8U)
  9944. #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */
  9945. #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
  9946. #define RTC_ISR_INIT_Pos (7U)
  9947. #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */
  9948. #define RTC_ISR_INIT RTC_ISR_INIT_Msk
  9949. #define RTC_ISR_INITF_Pos (6U)
  9950. #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */
  9951. #define RTC_ISR_INITF RTC_ISR_INITF_Msk
  9952. #define RTC_ISR_RSF_Pos (5U)
  9953. #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */
  9954. #define RTC_ISR_RSF RTC_ISR_RSF_Msk
  9955. #define RTC_ISR_INITS_Pos (4U)
  9956. #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */
  9957. #define RTC_ISR_INITS RTC_ISR_INITS_Msk
  9958. #define RTC_ISR_SHPF_Pos (3U)
  9959. #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */
  9960. #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
  9961. #define RTC_ISR_WUTWF_Pos (2U)
  9962. #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */
  9963. #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
  9964. #define RTC_ISR_ALRBWF_Pos (1U)
  9965. #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */
  9966. #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
  9967. #define RTC_ISR_ALRAWF_Pos (0U)
  9968. #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */
  9969. #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
  9970. /******************** Bits definition for RTC_PRER register *****************/
  9971. #define RTC_PRER_PREDIV_A_Pos (16U)
  9972. #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
  9973. #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
  9974. #define RTC_PRER_PREDIV_S_Pos (0U)
  9975. #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
  9976. #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
  9977. /******************** Bits definition for RTC_WUTR register *****************/
  9978. #define RTC_WUTR_WUT_Pos (0U)
  9979. #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
  9980. #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
  9981. /******************** Bits definition for RTC_CALIBR register ***************/
  9982. #define RTC_CALIBR_DCS_Pos (7U)
  9983. #define RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */
  9984. #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
  9985. #define RTC_CALIBR_DC_Pos (0U)
  9986. #define RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */
  9987. #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
  9988. /******************** Bits definition for RTC_ALRMAR register ***************/
  9989. #define RTC_ALRMAR_MSK4_Pos (31U)
  9990. #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
  9991. #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
  9992. #define RTC_ALRMAR_WDSEL_Pos (30U)
  9993. #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
  9994. #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
  9995. #define RTC_ALRMAR_DT_Pos (28U)
  9996. #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
  9997. #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
  9998. #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
  9999. #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
  10000. #define RTC_ALRMAR_DU_Pos (24U)
  10001. #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
  10002. #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
  10003. #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
  10004. #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
  10005. #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
  10006. #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
  10007. #define RTC_ALRMAR_MSK3_Pos (23U)
  10008. #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
  10009. #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
  10010. #define RTC_ALRMAR_PM_Pos (22U)
  10011. #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
  10012. #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
  10013. #define RTC_ALRMAR_HT_Pos (20U)
  10014. #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
  10015. #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
  10016. #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
  10017. #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
  10018. #define RTC_ALRMAR_HU_Pos (16U)
  10019. #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
  10020. #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
  10021. #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
  10022. #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
  10023. #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
  10024. #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
  10025. #define RTC_ALRMAR_MSK2_Pos (15U)
  10026. #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
  10027. #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
  10028. #define RTC_ALRMAR_MNT_Pos (12U)
  10029. #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
  10030. #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
  10031. #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
  10032. #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
  10033. #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
  10034. #define RTC_ALRMAR_MNU_Pos (8U)
  10035. #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
  10036. #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
  10037. #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
  10038. #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
  10039. #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
  10040. #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
  10041. #define RTC_ALRMAR_MSK1_Pos (7U)
  10042. #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
  10043. #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
  10044. #define RTC_ALRMAR_ST_Pos (4U)
  10045. #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
  10046. #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
  10047. #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
  10048. #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
  10049. #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
  10050. #define RTC_ALRMAR_SU_Pos (0U)
  10051. #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
  10052. #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
  10053. #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
  10054. #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
  10055. #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
  10056. #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
  10057. /******************** Bits definition for RTC_ALRMBR register ***************/
  10058. #define RTC_ALRMBR_MSK4_Pos (31U)
  10059. #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
  10060. #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
  10061. #define RTC_ALRMBR_WDSEL_Pos (30U)
  10062. #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
  10063. #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
  10064. #define RTC_ALRMBR_DT_Pos (28U)
  10065. #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
  10066. #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
  10067. #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
  10068. #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
  10069. #define RTC_ALRMBR_DU_Pos (24U)
  10070. #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
  10071. #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
  10072. #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
  10073. #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
  10074. #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
  10075. #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
  10076. #define RTC_ALRMBR_MSK3_Pos (23U)
  10077. #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
  10078. #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
  10079. #define RTC_ALRMBR_PM_Pos (22U)
  10080. #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
  10081. #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
  10082. #define RTC_ALRMBR_HT_Pos (20U)
  10083. #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
  10084. #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
  10085. #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
  10086. #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
  10087. #define RTC_ALRMBR_HU_Pos (16U)
  10088. #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
  10089. #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
  10090. #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
  10091. #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
  10092. #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
  10093. #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
  10094. #define RTC_ALRMBR_MSK2_Pos (15U)
  10095. #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
  10096. #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
  10097. #define RTC_ALRMBR_MNT_Pos (12U)
  10098. #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
  10099. #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
  10100. #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
  10101. #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
  10102. #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
  10103. #define RTC_ALRMBR_MNU_Pos (8U)
  10104. #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
  10105. #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
  10106. #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
  10107. #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
  10108. #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
  10109. #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
  10110. #define RTC_ALRMBR_MSK1_Pos (7U)
  10111. #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
  10112. #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
  10113. #define RTC_ALRMBR_ST_Pos (4U)
  10114. #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
  10115. #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
  10116. #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
  10117. #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
  10118. #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
  10119. #define RTC_ALRMBR_SU_Pos (0U)
  10120. #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
  10121. #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
  10122. #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
  10123. #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
  10124. #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
  10125. #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
  10126. /******************** Bits definition for RTC_WPR register ******************/
  10127. #define RTC_WPR_KEY_Pos (0U)
  10128. #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
  10129. #define RTC_WPR_KEY RTC_WPR_KEY_Msk
  10130. /******************** Bits definition for RTC_SSR register ******************/
  10131. #define RTC_SSR_SS_Pos (0U)
  10132. #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
  10133. #define RTC_SSR_SS RTC_SSR_SS_Msk
  10134. /******************** Bits definition for RTC_SHIFTR register ***************/
  10135. #define RTC_SHIFTR_SUBFS_Pos (0U)
  10136. #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
  10137. #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
  10138. #define RTC_SHIFTR_ADD1S_Pos (31U)
  10139. #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
  10140. #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
  10141. /******************** Bits definition for RTC_TSTR register *****************/
  10142. #define RTC_TSTR_PM_Pos (22U)
  10143. #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
  10144. #define RTC_TSTR_PM RTC_TSTR_PM_Msk
  10145. #define RTC_TSTR_HT_Pos (20U)
  10146. #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
  10147. #define RTC_TSTR_HT RTC_TSTR_HT_Msk
  10148. #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
  10149. #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
  10150. #define RTC_TSTR_HU_Pos (16U)
  10151. #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
  10152. #define RTC_TSTR_HU RTC_TSTR_HU_Msk
  10153. #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
  10154. #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
  10155. #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
  10156. #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
  10157. #define RTC_TSTR_MNT_Pos (12U)
  10158. #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
  10159. #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
  10160. #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
  10161. #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
  10162. #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
  10163. #define RTC_TSTR_MNU_Pos (8U)
  10164. #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
  10165. #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
  10166. #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
  10167. #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
  10168. #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
  10169. #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
  10170. #define RTC_TSTR_ST_Pos (4U)
  10171. #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
  10172. #define RTC_TSTR_ST RTC_TSTR_ST_Msk
  10173. #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
  10174. #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
  10175. #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
  10176. #define RTC_TSTR_SU_Pos (0U)
  10177. #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
  10178. #define RTC_TSTR_SU RTC_TSTR_SU_Msk
  10179. #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
  10180. #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
  10181. #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
  10182. #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
  10183. /******************** Bits definition for RTC_TSDR register *****************/
  10184. #define RTC_TSDR_WDU_Pos (13U)
  10185. #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
  10186. #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
  10187. #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
  10188. #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
  10189. #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
  10190. #define RTC_TSDR_MT_Pos (12U)
  10191. #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
  10192. #define RTC_TSDR_MT RTC_TSDR_MT_Msk
  10193. #define RTC_TSDR_MU_Pos (8U)
  10194. #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
  10195. #define RTC_TSDR_MU RTC_TSDR_MU_Msk
  10196. #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
  10197. #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
  10198. #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
  10199. #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
  10200. #define RTC_TSDR_DT_Pos (4U)
  10201. #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
  10202. #define RTC_TSDR_DT RTC_TSDR_DT_Msk
  10203. #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
  10204. #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
  10205. #define RTC_TSDR_DU_Pos (0U)
  10206. #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
  10207. #define RTC_TSDR_DU RTC_TSDR_DU_Msk
  10208. #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
  10209. #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
  10210. #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
  10211. #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
  10212. /******************** Bits definition for RTC_TSSSR register ****************/
  10213. #define RTC_TSSSR_SS_Pos (0U)
  10214. #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
  10215. #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
  10216. /******************** Bits definition for RTC_CAL register *****************/
  10217. #define RTC_CALR_CALP_Pos (15U)
  10218. #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
  10219. #define RTC_CALR_CALP RTC_CALR_CALP_Msk
  10220. #define RTC_CALR_CALW8_Pos (14U)
  10221. #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
  10222. #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
  10223. #define RTC_CALR_CALW16_Pos (13U)
  10224. #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
  10225. #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
  10226. #define RTC_CALR_CALM_Pos (0U)
  10227. #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
  10228. #define RTC_CALR_CALM RTC_CALR_CALM_Msk
  10229. #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
  10230. #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
  10231. #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
  10232. #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
  10233. #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
  10234. #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
  10235. #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
  10236. #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
  10237. #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
  10238. /******************** Bits definition for RTC_TAFCR register ****************/
  10239. #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
  10240. #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */
  10241. #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
  10242. #define RTC_TAFCR_TSINSEL_Pos (17U)
  10243. #define RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */
  10244. #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
  10245. #define RTC_TAFCR_TAMP1INSEL_Pos (16U)
  10246. #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
  10247. #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
  10248. #define RTC_TAFCR_TAMPPUDIS_Pos (15U)
  10249. #define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
  10250. #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
  10251. #define RTC_TAFCR_TAMPPRCH_Pos (13U)
  10252. #define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
  10253. #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
  10254. #define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
  10255. #define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
  10256. #define RTC_TAFCR_TAMPFLT_Pos (11U)
  10257. #define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
  10258. #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
  10259. #define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
  10260. #define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
  10261. #define RTC_TAFCR_TAMPFREQ_Pos (8U)
  10262. #define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
  10263. #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
  10264. #define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
  10265. #define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
  10266. #define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
  10267. #define RTC_TAFCR_TAMPTS_Pos (7U)
  10268. #define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
  10269. #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
  10270. #define RTC_TAFCR_TAMP2TRG_Pos (4U)
  10271. #define RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */
  10272. #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
  10273. #define RTC_TAFCR_TAMP2E_Pos (3U)
  10274. #define RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */
  10275. #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
  10276. #define RTC_TAFCR_TAMPIE_Pos (2U)
  10277. #define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
  10278. #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
  10279. #define RTC_TAFCR_TAMP1TRG_Pos (1U)
  10280. #define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
  10281. #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
  10282. #define RTC_TAFCR_TAMP1E_Pos (0U)
  10283. #define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
  10284. #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
  10285. /* Legacy defines */
  10286. #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
  10287. /******************** Bits definition for RTC_ALRMASSR register *************/
  10288. #define RTC_ALRMASSR_MASKSS_Pos (24U)
  10289. #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
  10290. #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
  10291. #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
  10292. #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
  10293. #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
  10294. #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
  10295. #define RTC_ALRMASSR_SS_Pos (0U)
  10296. #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
  10297. #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
  10298. /******************** Bits definition for RTC_ALRMBSSR register *************/
  10299. #define RTC_ALRMBSSR_MASKSS_Pos (24U)
  10300. #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
  10301. #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
  10302. #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
  10303. #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
  10304. #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
  10305. #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
  10306. #define RTC_ALRMBSSR_SS_Pos (0U)
  10307. #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
  10308. #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
  10309. /******************** Bits definition for RTC_BKP0R register ****************/
  10310. #define RTC_BKP0R_Pos (0U)
  10311. #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */
  10312. #define RTC_BKP0R RTC_BKP0R_Msk
  10313. /******************** Bits definition for RTC_BKP1R register ****************/
  10314. #define RTC_BKP1R_Pos (0U)
  10315. #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */
  10316. #define RTC_BKP1R RTC_BKP1R_Msk
  10317. /******************** Bits definition for RTC_BKP2R register ****************/
  10318. #define RTC_BKP2R_Pos (0U)
  10319. #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */
  10320. #define RTC_BKP2R RTC_BKP2R_Msk
  10321. /******************** Bits definition for RTC_BKP3R register ****************/
  10322. #define RTC_BKP3R_Pos (0U)
  10323. #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */
  10324. #define RTC_BKP3R RTC_BKP3R_Msk
  10325. /******************** Bits definition for RTC_BKP4R register ****************/
  10326. #define RTC_BKP4R_Pos (0U)
  10327. #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */
  10328. #define RTC_BKP4R RTC_BKP4R_Msk
  10329. /******************** Bits definition for RTC_BKP5R register ****************/
  10330. #define RTC_BKP5R_Pos (0U)
  10331. #define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */
  10332. #define RTC_BKP5R RTC_BKP5R_Msk
  10333. /******************** Bits definition for RTC_BKP6R register ****************/
  10334. #define RTC_BKP6R_Pos (0U)
  10335. #define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */
  10336. #define RTC_BKP6R RTC_BKP6R_Msk
  10337. /******************** Bits definition for RTC_BKP7R register ****************/
  10338. #define RTC_BKP7R_Pos (0U)
  10339. #define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */
  10340. #define RTC_BKP7R RTC_BKP7R_Msk
  10341. /******************** Bits definition for RTC_BKP8R register ****************/
  10342. #define RTC_BKP8R_Pos (0U)
  10343. #define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */
  10344. #define RTC_BKP8R RTC_BKP8R_Msk
  10345. /******************** Bits definition for RTC_BKP9R register ****************/
  10346. #define RTC_BKP9R_Pos (0U)
  10347. #define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */
  10348. #define RTC_BKP9R RTC_BKP9R_Msk
  10349. /******************** Bits definition for RTC_BKP10R register ***************/
  10350. #define RTC_BKP10R_Pos (0U)
  10351. #define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */
  10352. #define RTC_BKP10R RTC_BKP10R_Msk
  10353. /******************** Bits definition for RTC_BKP11R register ***************/
  10354. #define RTC_BKP11R_Pos (0U)
  10355. #define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */
  10356. #define RTC_BKP11R RTC_BKP11R_Msk
  10357. /******************** Bits definition for RTC_BKP12R register ***************/
  10358. #define RTC_BKP12R_Pos (0U)
  10359. #define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */
  10360. #define RTC_BKP12R RTC_BKP12R_Msk
  10361. /******************** Bits definition for RTC_BKP13R register ***************/
  10362. #define RTC_BKP13R_Pos (0U)
  10363. #define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */
  10364. #define RTC_BKP13R RTC_BKP13R_Msk
  10365. /******************** Bits definition for RTC_BKP14R register ***************/
  10366. #define RTC_BKP14R_Pos (0U)
  10367. #define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */
  10368. #define RTC_BKP14R RTC_BKP14R_Msk
  10369. /******************** Bits definition for RTC_BKP15R register ***************/
  10370. #define RTC_BKP15R_Pos (0U)
  10371. #define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */
  10372. #define RTC_BKP15R RTC_BKP15R_Msk
  10373. /******************** Bits definition for RTC_BKP16R register ***************/
  10374. #define RTC_BKP16R_Pos (0U)
  10375. #define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */
  10376. #define RTC_BKP16R RTC_BKP16R_Msk
  10377. /******************** Bits definition for RTC_BKP17R register ***************/
  10378. #define RTC_BKP17R_Pos (0U)
  10379. #define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */
  10380. #define RTC_BKP17R RTC_BKP17R_Msk
  10381. /******************** Bits definition for RTC_BKP18R register ***************/
  10382. #define RTC_BKP18R_Pos (0U)
  10383. #define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */
  10384. #define RTC_BKP18R RTC_BKP18R_Msk
  10385. /******************** Bits definition for RTC_BKP19R register ***************/
  10386. #define RTC_BKP19R_Pos (0U)
  10387. #define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */
  10388. #define RTC_BKP19R RTC_BKP19R_Msk
  10389. /******************** Number of backup registers ******************************/
  10390. #define RTC_BKP_NUMBER 0x000000014U
  10391. /******************************************************************************/
  10392. /* */
  10393. /* SD host Interface */
  10394. /* */
  10395. /******************************************************************************/
  10396. /****************** Bit definition for SDIO_POWER register ******************/
  10397. #define SDIO_POWER_PWRCTRL_Pos (0U)
  10398. #define SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
  10399. #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
  10400. #define SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
  10401. #define SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
  10402. /****************** Bit definition for SDIO_CLKCR register ******************/
  10403. #define SDIO_CLKCR_CLKDIV_Pos (0U)
  10404. #define SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
  10405. #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
  10406. #define SDIO_CLKCR_CLKEN_Pos (8U)
  10407. #define SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
  10408. #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */
  10409. #define SDIO_CLKCR_PWRSAV_Pos (9U)
  10410. #define SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
  10411. #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
  10412. #define SDIO_CLKCR_BYPASS_Pos (10U)
  10413. #define SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
  10414. #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
  10415. #define SDIO_CLKCR_WIDBUS_Pos (11U)
  10416. #define SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
  10417. #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
  10418. #define SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
  10419. #define SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
  10420. #define SDIO_CLKCR_NEGEDGE_Pos (13U)
  10421. #define SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
  10422. #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */
  10423. #define SDIO_CLKCR_HWFC_EN_Pos (14U)
  10424. #define SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
  10425. #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
  10426. /******************* Bit definition for SDIO_ARG register *******************/
  10427. #define SDIO_ARG_CMDARG_Pos (0U)
  10428. #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
  10429. #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */
  10430. /******************* Bit definition for SDIO_CMD register *******************/
  10431. #define SDIO_CMD_CMDINDEX_Pos (0U)
  10432. #define SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
  10433. #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */
  10434. #define SDIO_CMD_WAITRESP_Pos (6U)
  10435. #define SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
  10436. #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
  10437. #define SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
  10438. #define SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
  10439. #define SDIO_CMD_WAITINT_Pos (8U)
  10440. #define SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
  10441. #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
  10442. #define SDIO_CMD_WAITPEND_Pos (9U)
  10443. #define SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
  10444. #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
  10445. #define SDIO_CMD_CPSMEN_Pos (10U)
  10446. #define SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
  10447. #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
  10448. #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
  10449. #define SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
  10450. #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
  10451. /***************** Bit definition for SDIO_RESPCMD register *****************/
  10452. #define SDIO_RESPCMD_RESPCMD_Pos (0U)
  10453. #define SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
  10454. #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */
  10455. /****************** Bit definition for SDIO_RESP0 register ******************/
  10456. #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
  10457. #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
  10458. #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */
  10459. /****************** Bit definition for SDIO_RESP1 register ******************/
  10460. #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
  10461. #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
  10462. #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */
  10463. /****************** Bit definition for SDIO_RESP2 register ******************/
  10464. #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
  10465. #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
  10466. #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */
  10467. /****************** Bit definition for SDIO_RESP3 register ******************/
  10468. #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
  10469. #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
  10470. #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */
  10471. /****************** Bit definition for SDIO_RESP4 register ******************/
  10472. #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
  10473. #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
  10474. #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */
  10475. /****************** Bit definition for SDIO_DTIMER register *****************/
  10476. #define SDIO_DTIMER_DATATIME_Pos (0U)
  10477. #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
  10478. #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */
  10479. /****************** Bit definition for SDIO_DLEN register *******************/
  10480. #define SDIO_DLEN_DATALENGTH_Pos (0U)
  10481. #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
  10482. #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */
  10483. /****************** Bit definition for SDIO_DCTRL register ******************/
  10484. #define SDIO_DCTRL_DTEN_Pos (0U)
  10485. #define SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
  10486. #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
  10487. #define SDIO_DCTRL_DTDIR_Pos (1U)
  10488. #define SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
  10489. #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
  10490. #define SDIO_DCTRL_DTMODE_Pos (2U)
  10491. #define SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
  10492. #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
  10493. #define SDIO_DCTRL_DMAEN_Pos (3U)
  10494. #define SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
  10495. #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
  10496. #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
  10497. #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
  10498. #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
  10499. #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
  10500. #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
  10501. #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
  10502. #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
  10503. #define SDIO_DCTRL_RWSTART_Pos (8U)
  10504. #define SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
  10505. #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */
  10506. #define SDIO_DCTRL_RWSTOP_Pos (9U)
  10507. #define SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
  10508. #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */
  10509. #define SDIO_DCTRL_RWMOD_Pos (10U)
  10510. #define SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
  10511. #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */
  10512. #define SDIO_DCTRL_SDIOEN_Pos (11U)
  10513. #define SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
  10514. #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
  10515. /****************** Bit definition for SDIO_DCOUNT register *****************/
  10516. #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
  10517. #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
  10518. #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */
  10519. /****************** Bit definition for SDIO_STA register ********************/
  10520. #define SDIO_STA_CCRCFAIL_Pos (0U)
  10521. #define SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
  10522. #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
  10523. #define SDIO_STA_DCRCFAIL_Pos (1U)
  10524. #define SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
  10525. #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
  10526. #define SDIO_STA_CTIMEOUT_Pos (2U)
  10527. #define SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
  10528. #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */
  10529. #define SDIO_STA_DTIMEOUT_Pos (3U)
  10530. #define SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
  10531. #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */
  10532. #define SDIO_STA_TXUNDERR_Pos (4U)
  10533. #define SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
  10534. #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
  10535. #define SDIO_STA_RXOVERR_Pos (5U)
  10536. #define SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
  10537. #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
  10538. #define SDIO_STA_CMDREND_Pos (6U)
  10539. #define SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
  10540. #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
  10541. #define SDIO_STA_CMDSENT_Pos (7U)
  10542. #define SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
  10543. #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */
  10544. #define SDIO_STA_DATAEND_Pos (8U)
  10545. #define SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
  10546. #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
  10547. #define SDIO_STA_DBCKEND_Pos (10U)
  10548. #define SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
  10549. #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
  10550. #define SDIO_STA_CMDACT_Pos (11U)
  10551. #define SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
  10552. #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */
  10553. #define SDIO_STA_TXACT_Pos (12U)
  10554. #define SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
  10555. #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */
  10556. #define SDIO_STA_RXACT_Pos (13U)
  10557. #define SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
  10558. #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */
  10559. #define SDIO_STA_TXFIFOHE_Pos (14U)
  10560. #define SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
  10561. #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
  10562. #define SDIO_STA_RXFIFOHF_Pos (15U)
  10563. #define SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
  10564. #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
  10565. #define SDIO_STA_TXFIFOF_Pos (16U)
  10566. #define SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
  10567. #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
  10568. #define SDIO_STA_RXFIFOF_Pos (17U)
  10569. #define SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
  10570. #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */
  10571. #define SDIO_STA_TXFIFOE_Pos (18U)
  10572. #define SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
  10573. #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
  10574. #define SDIO_STA_RXFIFOE_Pos (19U)
  10575. #define SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
  10576. #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
  10577. #define SDIO_STA_TXDAVL_Pos (20U)
  10578. #define SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
  10579. #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
  10580. #define SDIO_STA_RXDAVL_Pos (21U)
  10581. #define SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
  10582. #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
  10583. #define SDIO_STA_SDIOIT_Pos (22U)
  10584. #define SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
  10585. #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */
  10586. /******************* Bit definition for SDIO_ICR register *******************/
  10587. #define SDIO_ICR_CCRCFAILC_Pos (0U)
  10588. #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
  10589. #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
  10590. #define SDIO_ICR_DCRCFAILC_Pos (1U)
  10591. #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
  10592. #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
  10593. #define SDIO_ICR_CTIMEOUTC_Pos (2U)
  10594. #define SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
  10595. #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
  10596. #define SDIO_ICR_DTIMEOUTC_Pos (3U)
  10597. #define SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
  10598. #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
  10599. #define SDIO_ICR_TXUNDERRC_Pos (4U)
  10600. #define SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
  10601. #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
  10602. #define SDIO_ICR_RXOVERRC_Pos (5U)
  10603. #define SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
  10604. #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
  10605. #define SDIO_ICR_CMDRENDC_Pos (6U)
  10606. #define SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
  10607. #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
  10608. #define SDIO_ICR_CMDSENTC_Pos (7U)
  10609. #define SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
  10610. #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
  10611. #define SDIO_ICR_DATAENDC_Pos (8U)
  10612. #define SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
  10613. #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
  10614. #define SDIO_ICR_DBCKENDC_Pos (10U)
  10615. #define SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
  10616. #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
  10617. #define SDIO_ICR_SDIOITC_Pos (22U)
  10618. #define SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
  10619. #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
  10620. /****************** Bit definition for SDIO_MASK register *******************/
  10621. #define SDIO_MASK_CCRCFAILIE_Pos (0U)
  10622. #define SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
  10623. #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
  10624. #define SDIO_MASK_DCRCFAILIE_Pos (1U)
  10625. #define SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
  10626. #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
  10627. #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
  10628. #define SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
  10629. #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
  10630. #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
  10631. #define SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
  10632. #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
  10633. #define SDIO_MASK_TXUNDERRIE_Pos (4U)
  10634. #define SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
  10635. #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
  10636. #define SDIO_MASK_RXOVERRIE_Pos (5U)
  10637. #define SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
  10638. #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
  10639. #define SDIO_MASK_CMDRENDIE_Pos (6U)
  10640. #define SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
  10641. #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
  10642. #define SDIO_MASK_CMDSENTIE_Pos (7U)
  10643. #define SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
  10644. #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
  10645. #define SDIO_MASK_DATAENDIE_Pos (8U)
  10646. #define SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
  10647. #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
  10648. #define SDIO_MASK_DBCKENDIE_Pos (10U)
  10649. #define SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
  10650. #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
  10651. #define SDIO_MASK_CMDACTIE_Pos (11U)
  10652. #define SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
  10653. #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
  10654. #define SDIO_MASK_TXACTIE_Pos (12U)
  10655. #define SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
  10656. #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
  10657. #define SDIO_MASK_RXACTIE_Pos (13U)
  10658. #define SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
  10659. #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
  10660. #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
  10661. #define SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
  10662. #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
  10663. #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
  10664. #define SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
  10665. #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
  10666. #define SDIO_MASK_TXFIFOFIE_Pos (16U)
  10667. #define SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
  10668. #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
  10669. #define SDIO_MASK_RXFIFOFIE_Pos (17U)
  10670. #define SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
  10671. #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
  10672. #define SDIO_MASK_TXFIFOEIE_Pos (18U)
  10673. #define SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
  10674. #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
  10675. #define SDIO_MASK_RXFIFOEIE_Pos (19U)
  10676. #define SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
  10677. #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
  10678. #define SDIO_MASK_TXDAVLIE_Pos (20U)
  10679. #define SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
  10680. #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
  10681. #define SDIO_MASK_RXDAVLIE_Pos (21U)
  10682. #define SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
  10683. #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
  10684. #define SDIO_MASK_SDIOITIE_Pos (22U)
  10685. #define SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
  10686. #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
  10687. /***************** Bit definition for SDIO_FIFOCNT register *****************/
  10688. #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
  10689. #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
  10690. #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
  10691. /****************** Bit definition for SDIO_FIFO register *******************/
  10692. #define SDIO_FIFO_FIFODATA_Pos (0U)
  10693. #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
  10694. #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
  10695. /******************************************************************************/
  10696. /* */
  10697. /* Serial Peripheral Interface */
  10698. /* */
  10699. /******************************************************************************/
  10700. #define SPI_I2S_FULLDUPLEX_SUPPORT /*!< I2S Full-Duplex support */
  10701. #define I2S_APB1_APB2_FEATURE /*!< I2S IP's are splited between RCC APB1 and APB2 interfaces */
  10702. /******************* Bit definition for SPI_CR1 register ********************/
  10703. #define SPI_CR1_CPHA_Pos (0U)
  10704. #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
  10705. #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
  10706. #define SPI_CR1_CPOL_Pos (1U)
  10707. #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
  10708. #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
  10709. #define SPI_CR1_MSTR_Pos (2U)
  10710. #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
  10711. #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
  10712. #define SPI_CR1_BR_Pos (3U)
  10713. #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */
  10714. #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
  10715. #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */
  10716. #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */
  10717. #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */
  10718. #define SPI_CR1_SPE_Pos (6U)
  10719. #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
  10720. #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
  10721. #define SPI_CR1_LSBFIRST_Pos (7U)
  10722. #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
  10723. #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
  10724. #define SPI_CR1_SSI_Pos (8U)
  10725. #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
  10726. #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
  10727. #define SPI_CR1_SSM_Pos (9U)
  10728. #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
  10729. #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
  10730. #define SPI_CR1_RXONLY_Pos (10U)
  10731. #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
  10732. #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
  10733. #define SPI_CR1_DFF_Pos (11U)
  10734. #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
  10735. #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */
  10736. #define SPI_CR1_CRCNEXT_Pos (12U)
  10737. #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
  10738. #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
  10739. #define SPI_CR1_CRCEN_Pos (13U)
  10740. #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
  10741. #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
  10742. #define SPI_CR1_BIDIOE_Pos (14U)
  10743. #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
  10744. #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
  10745. #define SPI_CR1_BIDIMODE_Pos (15U)
  10746. #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
  10747. #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
  10748. /******************* Bit definition for SPI_CR2 register ********************/
  10749. #define SPI_CR2_RXDMAEN_Pos (0U)
  10750. #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
  10751. #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */
  10752. #define SPI_CR2_TXDMAEN_Pos (1U)
  10753. #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
  10754. #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */
  10755. #define SPI_CR2_SSOE_Pos (2U)
  10756. #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
  10757. #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */
  10758. #define SPI_CR2_FRF_Pos (4U)
  10759. #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
  10760. #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */
  10761. #define SPI_CR2_ERRIE_Pos (5U)
  10762. #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
  10763. #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */
  10764. #define SPI_CR2_RXNEIE_Pos (6U)
  10765. #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
  10766. #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */
  10767. #define SPI_CR2_TXEIE_Pos (7U)
  10768. #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
  10769. #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */
  10770. /******************** Bit definition for SPI_SR register ********************/
  10771. #define SPI_SR_RXNE_Pos (0U)
  10772. #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
  10773. #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */
  10774. #define SPI_SR_TXE_Pos (1U)
  10775. #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */
  10776. #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */
  10777. #define SPI_SR_CHSIDE_Pos (2U)
  10778. #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
  10779. #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */
  10780. #define SPI_SR_UDR_Pos (3U)
  10781. #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */
  10782. #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */
  10783. #define SPI_SR_CRCERR_Pos (4U)
  10784. #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
  10785. #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */
  10786. #define SPI_SR_MODF_Pos (5U)
  10787. #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */
  10788. #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */
  10789. #define SPI_SR_OVR_Pos (6U)
  10790. #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
  10791. #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */
  10792. #define SPI_SR_BSY_Pos (7U)
  10793. #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */
  10794. #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */
  10795. #define SPI_SR_FRE_Pos (8U)
  10796. #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */
  10797. #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */
  10798. /******************** Bit definition for SPI_DR register ********************/
  10799. #define SPI_DR_DR_Pos (0U)
  10800. #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
  10801. #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
  10802. /******************* Bit definition for SPI_CRCPR register ******************/
  10803. #define SPI_CRCPR_CRCPOLY_Pos (0U)
  10804. #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
  10805. #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
  10806. /****************** Bit definition for SPI_RXCRCR register ******************/
  10807. #define SPI_RXCRCR_RXCRC_Pos (0U)
  10808. #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
  10809. #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
  10810. /****************** Bit definition for SPI_TXCRCR register ******************/
  10811. #define SPI_TXCRCR_TXCRC_Pos (0U)
  10812. #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
  10813. #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
  10814. /****************** Bit definition for SPI_I2SCFGR register *****************/
  10815. #define SPI_I2SCFGR_CHLEN_Pos (0U)
  10816. #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
  10817. #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
  10818. #define SPI_I2SCFGR_DATLEN_Pos (1U)
  10819. #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
  10820. #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
  10821. #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
  10822. #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
  10823. #define SPI_I2SCFGR_CKPOL_Pos (3U)
  10824. #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
  10825. #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
  10826. #define SPI_I2SCFGR_I2SSTD_Pos (4U)
  10827. #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
  10828. #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
  10829. #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
  10830. #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
  10831. #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
  10832. #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
  10833. #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
  10834. #define SPI_I2SCFGR_I2SCFG_Pos (8U)
  10835. #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
  10836. #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
  10837. #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
  10838. #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
  10839. #define SPI_I2SCFGR_I2SE_Pos (10U)
  10840. #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
  10841. #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
  10842. #define SPI_I2SCFGR_I2SMOD_Pos (11U)
  10843. #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
  10844. #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
  10845. #define SPI_I2SCFGR_ASTRTEN_Pos (12U)
  10846. #define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */
  10847. #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */
  10848. /****************** Bit definition for SPI_I2SPR register *******************/
  10849. #define SPI_I2SPR_I2SDIV_Pos (0U)
  10850. #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
  10851. #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
  10852. #define SPI_I2SPR_ODD_Pos (8U)
  10853. #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
  10854. #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
  10855. #define SPI_I2SPR_MCKOE_Pos (9U)
  10856. #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
  10857. #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
  10858. /******************************************************************************/
  10859. /* */
  10860. /* SYSCFG */
  10861. /* */
  10862. /******************************************************************************/
  10863. /****************** Bit definition for SYSCFG_MEMRMP register ***************/
  10864. #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
  10865. #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
  10866. #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
  10867. #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
  10868. #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
  10869. /****************** Bit definition for SYSCFG_PMC register ******************/
  10870. #define SYSCFG_PMC_ADC1DC2_Pos (16U)
  10871. #define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */
  10872. #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */
  10873. /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
  10874. #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
  10875. #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
  10876. #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
  10877. #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
  10878. #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
  10879. #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
  10880. #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
  10881. #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
  10882. #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
  10883. #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
  10884. #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
  10885. #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
  10886. /**
  10887. * @brief EXTI0 configuration
  10888. */
  10889. #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */
  10890. #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */
  10891. #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */
  10892. #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */
  10893. #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */
  10894. #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */
  10895. #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */
  10896. #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */
  10897. /**
  10898. * @brief EXTI1 configuration
  10899. */
  10900. #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */
  10901. #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */
  10902. #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */
  10903. #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */
  10904. #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */
  10905. #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */
  10906. #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */
  10907. #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */
  10908. /**
  10909. * @brief EXTI2 configuration
  10910. */
  10911. #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */
  10912. #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */
  10913. #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */
  10914. #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */
  10915. #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */
  10916. #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */
  10917. #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */
  10918. #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */
  10919. /**
  10920. * @brief EXTI3 configuration
  10921. */
  10922. #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */
  10923. #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */
  10924. #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */
  10925. #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */
  10926. #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */
  10927. #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */
  10928. #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */
  10929. #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */
  10930. /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
  10931. #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
  10932. #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
  10933. #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
  10934. #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
  10935. #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
  10936. #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
  10937. #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
  10938. #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
  10939. #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
  10940. #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
  10941. #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
  10942. #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
  10943. /**
  10944. * @brief EXTI4 configuration
  10945. */
  10946. #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */
  10947. #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */
  10948. #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */
  10949. #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */
  10950. #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */
  10951. #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */
  10952. #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */
  10953. #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */
  10954. /**
  10955. * @brief EXTI5 configuration
  10956. */
  10957. #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */
  10958. #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */
  10959. #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */
  10960. #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */
  10961. #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */
  10962. #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */
  10963. #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */
  10964. #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */
  10965. /**
  10966. * @brief EXTI6 configuration
  10967. */
  10968. #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */
  10969. #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */
  10970. #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */
  10971. #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */
  10972. #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */
  10973. #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */
  10974. #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */
  10975. #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */
  10976. /**
  10977. * @brief EXTI7 configuration
  10978. */
  10979. #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */
  10980. #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */
  10981. #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */
  10982. #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */
  10983. #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */
  10984. #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */
  10985. #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */
  10986. #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */
  10987. /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
  10988. #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
  10989. #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
  10990. #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
  10991. #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
  10992. #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
  10993. #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
  10994. #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
  10995. #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
  10996. #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
  10997. #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
  10998. #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
  10999. #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
  11000. /**
  11001. * @brief EXTI8 configuration
  11002. */
  11003. #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */
  11004. #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */
  11005. #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */
  11006. #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */
  11007. #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */
  11008. #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */
  11009. #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */
  11010. #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */
  11011. /**
  11012. * @brief EXTI9 configuration
  11013. */
  11014. #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */
  11015. #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */
  11016. #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */
  11017. #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */
  11018. #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */
  11019. #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */
  11020. #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */
  11021. #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */
  11022. /**
  11023. * @brief EXTI10 configuration
  11024. */
  11025. #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */
  11026. #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */
  11027. #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */
  11028. #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */
  11029. #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */
  11030. #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */
  11031. #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */
  11032. #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */
  11033. /**
  11034. * @brief EXTI11 configuration
  11035. */
  11036. #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */
  11037. #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */
  11038. #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */
  11039. #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */
  11040. #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */
  11041. #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */
  11042. #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */
  11043. #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */
  11044. /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
  11045. #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
  11046. #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
  11047. #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
  11048. #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
  11049. #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
  11050. #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
  11051. #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
  11052. #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
  11053. #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
  11054. #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
  11055. #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
  11056. #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
  11057. /**
  11058. * @brief EXTI12 configuration
  11059. */
  11060. #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */
  11061. #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */
  11062. #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */
  11063. #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */
  11064. #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */
  11065. #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */
  11066. #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */
  11067. #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */
  11068. /**
  11069. * @brief EXTI13 configuration
  11070. */
  11071. #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */
  11072. #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */
  11073. #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */
  11074. #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */
  11075. #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */
  11076. #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */
  11077. #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */
  11078. #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */
  11079. /**
  11080. * @brief EXTI14 configuration
  11081. */
  11082. #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */
  11083. #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */
  11084. #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */
  11085. #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */
  11086. #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */
  11087. #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */
  11088. #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */
  11089. #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */
  11090. /**
  11091. * @brief EXTI15 configuration
  11092. */
  11093. #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */
  11094. #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */
  11095. #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */
  11096. #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */
  11097. #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */
  11098. #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */
  11099. #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */
  11100. #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */
  11101. /****************** Bit definition for SYSCFG_CMPCR register ****************/
  11102. #define SYSCFG_CMPCR_CMP_PD_Pos (0U)
  11103. #define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
  11104. #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */
  11105. #define SYSCFG_CMPCR_READY_Pos (8U)
  11106. #define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */
  11107. #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */
  11108. /****************** Bit definition for SYSCFG_CFGR register ****************/
  11109. #define SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U)
  11110. #define SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1UL << SYSCFG_CFGR_FMPI2C1_SCL_Pos) /*!< 0x00000001 */
  11111. #define SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk /*!<FM+ drive capability for FMPI2C1_SCL pin */
  11112. #define SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U)
  11113. #define SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1UL << SYSCFG_CFGR_FMPI2C1_SDA_Pos) /*!< 0x00000002 */
  11114. #define SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk /*!<FM+ drive capability for FMPI2C1_SDA pin */
  11115. /******************************************************************************/
  11116. /* */
  11117. /* TIM */
  11118. /* */
  11119. /******************************************************************************/
  11120. /******************* Bit definition for TIM_CR1 register ********************/
  11121. #define TIM_CR1_CEN_Pos (0U)
  11122. #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
  11123. #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
  11124. #define TIM_CR1_UDIS_Pos (1U)
  11125. #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
  11126. #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
  11127. #define TIM_CR1_URS_Pos (2U)
  11128. #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */
  11129. #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
  11130. #define TIM_CR1_OPM_Pos (3U)
  11131. #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
  11132. #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
  11133. #define TIM_CR1_DIR_Pos (4U)
  11134. #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
  11135. #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
  11136. #define TIM_CR1_CMS_Pos (5U)
  11137. #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
  11138. #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
  11139. #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x0020 */
  11140. #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x0040 */
  11141. #define TIM_CR1_ARPE_Pos (7U)
  11142. #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
  11143. #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
  11144. #define TIM_CR1_CKD_Pos (8U)
  11145. #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
  11146. #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
  11147. #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x0100 */
  11148. #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x0200 */
  11149. /******************* Bit definition for TIM_CR2 register ********************/
  11150. #define TIM_CR2_CCPC_Pos (0U)
  11151. #define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
  11152. #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
  11153. #define TIM_CR2_CCUS_Pos (2U)
  11154. #define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
  11155. #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
  11156. #define TIM_CR2_CCDS_Pos (3U)
  11157. #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
  11158. #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
  11159. #define TIM_CR2_MMS_Pos (4U)
  11160. #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
  11161. #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
  11162. #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x0010 */
  11163. #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x0020 */
  11164. #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x0040 */
  11165. #define TIM_CR2_TI1S_Pos (7U)
  11166. #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
  11167. #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
  11168. #define TIM_CR2_OIS1_Pos (8U)
  11169. #define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
  11170. #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
  11171. #define TIM_CR2_OIS1N_Pos (9U)
  11172. #define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
  11173. #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
  11174. #define TIM_CR2_OIS2_Pos (10U)
  11175. #define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
  11176. #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
  11177. #define TIM_CR2_OIS2N_Pos (11U)
  11178. #define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
  11179. #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
  11180. #define TIM_CR2_OIS3_Pos (12U)
  11181. #define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
  11182. #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
  11183. #define TIM_CR2_OIS3N_Pos (13U)
  11184. #define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
  11185. #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
  11186. #define TIM_CR2_OIS4_Pos (14U)
  11187. #define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
  11188. #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
  11189. /******************* Bit definition for TIM_SMCR register *******************/
  11190. #define TIM_SMCR_SMS_Pos (0U)
  11191. #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
  11192. #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
  11193. #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x0001 */
  11194. #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x0002 */
  11195. #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x0004 */
  11196. #define TIM_SMCR_TS_Pos (4U)
  11197. #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
  11198. #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
  11199. #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x0010 */
  11200. #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x0020 */
  11201. #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x0040 */
  11202. #define TIM_SMCR_MSM_Pos (7U)
  11203. #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
  11204. #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
  11205. #define TIM_SMCR_ETF_Pos (8U)
  11206. #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
  11207. #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
  11208. #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x0100 */
  11209. #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x0200 */
  11210. #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x0400 */
  11211. #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x0800 */
  11212. #define TIM_SMCR_ETPS_Pos (12U)
  11213. #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
  11214. #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
  11215. #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */
  11216. #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */
  11217. #define TIM_SMCR_ECE_Pos (14U)
  11218. #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
  11219. #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
  11220. #define TIM_SMCR_ETP_Pos (15U)
  11221. #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
  11222. #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
  11223. /******************* Bit definition for TIM_DIER register *******************/
  11224. #define TIM_DIER_UIE_Pos (0U)
  11225. #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
  11226. #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
  11227. #define TIM_DIER_CC1IE_Pos (1U)
  11228. #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
  11229. #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
  11230. #define TIM_DIER_CC2IE_Pos (2U)
  11231. #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
  11232. #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
  11233. #define TIM_DIER_CC3IE_Pos (3U)
  11234. #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
  11235. #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
  11236. #define TIM_DIER_CC4IE_Pos (4U)
  11237. #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
  11238. #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
  11239. #define TIM_DIER_COMIE_Pos (5U)
  11240. #define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
  11241. #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
  11242. #define TIM_DIER_TIE_Pos (6U)
  11243. #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
  11244. #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
  11245. #define TIM_DIER_BIE_Pos (7U)
  11246. #define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
  11247. #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
  11248. #define TIM_DIER_UDE_Pos (8U)
  11249. #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
  11250. #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
  11251. #define TIM_DIER_CC1DE_Pos (9U)
  11252. #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
  11253. #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
  11254. #define TIM_DIER_CC2DE_Pos (10U)
  11255. #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
  11256. #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
  11257. #define TIM_DIER_CC3DE_Pos (11U)
  11258. #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
  11259. #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
  11260. #define TIM_DIER_CC4DE_Pos (12U)
  11261. #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
  11262. #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
  11263. #define TIM_DIER_COMDE_Pos (13U)
  11264. #define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
  11265. #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
  11266. #define TIM_DIER_TDE_Pos (14U)
  11267. #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
  11268. #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
  11269. /******************** Bit definition for TIM_SR register ********************/
  11270. #define TIM_SR_UIF_Pos (0U)
  11271. #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */
  11272. #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
  11273. #define TIM_SR_CC1IF_Pos (1U)
  11274. #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
  11275. #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
  11276. #define TIM_SR_CC2IF_Pos (2U)
  11277. #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
  11278. #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
  11279. #define TIM_SR_CC3IF_Pos (3U)
  11280. #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
  11281. #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
  11282. #define TIM_SR_CC4IF_Pos (4U)
  11283. #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
  11284. #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
  11285. #define TIM_SR_COMIF_Pos (5U)
  11286. #define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
  11287. #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
  11288. #define TIM_SR_TIF_Pos (6U)
  11289. #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */
  11290. #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
  11291. #define TIM_SR_BIF_Pos (7U)
  11292. #define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */
  11293. #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
  11294. #define TIM_SR_CC1OF_Pos (9U)
  11295. #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
  11296. #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
  11297. #define TIM_SR_CC2OF_Pos (10U)
  11298. #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
  11299. #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
  11300. #define TIM_SR_CC3OF_Pos (11U)
  11301. #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
  11302. #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
  11303. #define TIM_SR_CC4OF_Pos (12U)
  11304. #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
  11305. #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
  11306. /******************* Bit definition for TIM_EGR register ********************/
  11307. #define TIM_EGR_UG_Pos (0U)
  11308. #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */
  11309. #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
  11310. #define TIM_EGR_CC1G_Pos (1U)
  11311. #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
  11312. #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
  11313. #define TIM_EGR_CC2G_Pos (2U)
  11314. #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
  11315. #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
  11316. #define TIM_EGR_CC3G_Pos (3U)
  11317. #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
  11318. #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
  11319. #define TIM_EGR_CC4G_Pos (4U)
  11320. #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
  11321. #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
  11322. #define TIM_EGR_COMG_Pos (5U)
  11323. #define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
  11324. #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
  11325. #define TIM_EGR_TG_Pos (6U)
  11326. #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */
  11327. #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
  11328. #define TIM_EGR_BG_Pos (7U)
  11329. #define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */
  11330. #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
  11331. /****************** Bit definition for TIM_CCMR1 register *******************/
  11332. #define TIM_CCMR1_CC1S_Pos (0U)
  11333. #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
  11334. #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
  11335. #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */
  11336. #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */
  11337. #define TIM_CCMR1_OC1FE_Pos (2U)
  11338. #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
  11339. #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
  11340. #define TIM_CCMR1_OC1PE_Pos (3U)
  11341. #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
  11342. #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
  11343. #define TIM_CCMR1_OC1M_Pos (4U)
  11344. #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
  11345. #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
  11346. #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */
  11347. #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */
  11348. #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */
  11349. #define TIM_CCMR1_OC1CE_Pos (7U)
  11350. #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
  11351. #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
  11352. #define TIM_CCMR1_CC2S_Pos (8U)
  11353. #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
  11354. #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
  11355. #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */
  11356. #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */
  11357. #define TIM_CCMR1_OC2FE_Pos (10U)
  11358. #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
  11359. #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
  11360. #define TIM_CCMR1_OC2PE_Pos (11U)
  11361. #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
  11362. #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
  11363. #define TIM_CCMR1_OC2M_Pos (12U)
  11364. #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
  11365. #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
  11366. #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */
  11367. #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */
  11368. #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */
  11369. #define TIM_CCMR1_OC2CE_Pos (15U)
  11370. #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
  11371. #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
  11372. /*----------------------------------------------------------------------------*/
  11373. #define TIM_CCMR1_IC1PSC_Pos (2U)
  11374. #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
  11375. #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
  11376. #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */
  11377. #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */
  11378. #define TIM_CCMR1_IC1F_Pos (4U)
  11379. #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
  11380. #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
  11381. #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */
  11382. #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */
  11383. #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */
  11384. #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */
  11385. #define TIM_CCMR1_IC2PSC_Pos (10U)
  11386. #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
  11387. #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
  11388. #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */
  11389. #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */
  11390. #define TIM_CCMR1_IC2F_Pos (12U)
  11391. #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
  11392. #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
  11393. #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */
  11394. #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */
  11395. #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */
  11396. #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */
  11397. /****************** Bit definition for TIM_CCMR2 register *******************/
  11398. #define TIM_CCMR2_CC3S_Pos (0U)
  11399. #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
  11400. #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
  11401. #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */
  11402. #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */
  11403. #define TIM_CCMR2_OC3FE_Pos (2U)
  11404. #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
  11405. #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
  11406. #define TIM_CCMR2_OC3PE_Pos (3U)
  11407. #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
  11408. #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
  11409. #define TIM_CCMR2_OC3M_Pos (4U)
  11410. #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
  11411. #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
  11412. #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */
  11413. #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */
  11414. #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */
  11415. #define TIM_CCMR2_OC3CE_Pos (7U)
  11416. #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
  11417. #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
  11418. #define TIM_CCMR2_CC4S_Pos (8U)
  11419. #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
  11420. #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
  11421. #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */
  11422. #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */
  11423. #define TIM_CCMR2_OC4FE_Pos (10U)
  11424. #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
  11425. #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
  11426. #define TIM_CCMR2_OC4PE_Pos (11U)
  11427. #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
  11428. #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
  11429. #define TIM_CCMR2_OC4M_Pos (12U)
  11430. #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
  11431. #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
  11432. #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */
  11433. #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */
  11434. #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */
  11435. #define TIM_CCMR2_OC4CE_Pos (15U)
  11436. #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
  11437. #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
  11438. /*----------------------------------------------------------------------------*/
  11439. #define TIM_CCMR2_IC3PSC_Pos (2U)
  11440. #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
  11441. #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
  11442. #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */
  11443. #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */
  11444. #define TIM_CCMR2_IC3F_Pos (4U)
  11445. #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
  11446. #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
  11447. #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */
  11448. #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */
  11449. #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */
  11450. #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */
  11451. #define TIM_CCMR2_IC4PSC_Pos (10U)
  11452. #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
  11453. #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
  11454. #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */
  11455. #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */
  11456. #define TIM_CCMR2_IC4F_Pos (12U)
  11457. #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
  11458. #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
  11459. #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */
  11460. #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */
  11461. #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */
  11462. #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */
  11463. /******************* Bit definition for TIM_CCER register *******************/
  11464. #define TIM_CCER_CC1E_Pos (0U)
  11465. #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
  11466. #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
  11467. #define TIM_CCER_CC1P_Pos (1U)
  11468. #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
  11469. #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
  11470. #define TIM_CCER_CC1NE_Pos (2U)
  11471. #define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
  11472. #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
  11473. #define TIM_CCER_CC1NP_Pos (3U)
  11474. #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
  11475. #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
  11476. #define TIM_CCER_CC2E_Pos (4U)
  11477. #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
  11478. #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
  11479. #define TIM_CCER_CC2P_Pos (5U)
  11480. #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
  11481. #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
  11482. #define TIM_CCER_CC2NE_Pos (6U)
  11483. #define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
  11484. #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
  11485. #define TIM_CCER_CC2NP_Pos (7U)
  11486. #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
  11487. #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
  11488. #define TIM_CCER_CC3E_Pos (8U)
  11489. #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
  11490. #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
  11491. #define TIM_CCER_CC3P_Pos (9U)
  11492. #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
  11493. #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
  11494. #define TIM_CCER_CC3NE_Pos (10U)
  11495. #define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
  11496. #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
  11497. #define TIM_CCER_CC3NP_Pos (11U)
  11498. #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
  11499. #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
  11500. #define TIM_CCER_CC4E_Pos (12U)
  11501. #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
  11502. #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
  11503. #define TIM_CCER_CC4P_Pos (13U)
  11504. #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
  11505. #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
  11506. #define TIM_CCER_CC4NP_Pos (15U)
  11507. #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
  11508. #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
  11509. /******************* Bit definition for TIM_CNT register ********************/
  11510. #define TIM_CNT_CNT_Pos (0U)
  11511. #define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
  11512. #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
  11513. /******************* Bit definition for TIM_PSC register ********************/
  11514. #define TIM_PSC_PSC_Pos (0U)
  11515. #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
  11516. #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
  11517. /******************* Bit definition for TIM_ARR register ********************/
  11518. #define TIM_ARR_ARR_Pos (0U)
  11519. #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
  11520. #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
  11521. /******************* Bit definition for TIM_RCR register ********************/
  11522. #define TIM_RCR_REP_Pos (0U)
  11523. #define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) /*!< 0x000000FF */
  11524. #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
  11525. /******************* Bit definition for TIM_CCR1 register *******************/
  11526. #define TIM_CCR1_CCR1_Pos (0U)
  11527. #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
  11528. #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
  11529. /******************* Bit definition for TIM_CCR2 register *******************/
  11530. #define TIM_CCR2_CCR2_Pos (0U)
  11531. #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
  11532. #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
  11533. /******************* Bit definition for TIM_CCR3 register *******************/
  11534. #define TIM_CCR3_CCR3_Pos (0U)
  11535. #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
  11536. #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
  11537. /******************* Bit definition for TIM_CCR4 register *******************/
  11538. #define TIM_CCR4_CCR4_Pos (0U)
  11539. #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
  11540. #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
  11541. /******************* Bit definition for TIM_BDTR register *******************/
  11542. #define TIM_BDTR_DTG_Pos (0U)
  11543. #define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
  11544. #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
  11545. #define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x0001 */
  11546. #define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x0002 */
  11547. #define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x0004 */
  11548. #define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x0008 */
  11549. #define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x0010 */
  11550. #define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x0020 */
  11551. #define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x0040 */
  11552. #define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x0080 */
  11553. #define TIM_BDTR_LOCK_Pos (8U)
  11554. #define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
  11555. #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
  11556. #define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */
  11557. #define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */
  11558. #define TIM_BDTR_OSSI_Pos (10U)
  11559. #define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
  11560. #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
  11561. #define TIM_BDTR_OSSR_Pos (11U)
  11562. #define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
  11563. #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
  11564. #define TIM_BDTR_BKE_Pos (12U)
  11565. #define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
  11566. #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
  11567. #define TIM_BDTR_BKP_Pos (13U)
  11568. #define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
  11569. #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
  11570. #define TIM_BDTR_AOE_Pos (14U)
  11571. #define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
  11572. #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
  11573. #define TIM_BDTR_MOE_Pos (15U)
  11574. #define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
  11575. #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
  11576. /******************* Bit definition for TIM_DCR register ********************/
  11577. #define TIM_DCR_DBA_Pos (0U)
  11578. #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
  11579. #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
  11580. #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x0001 */
  11581. #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x0002 */
  11582. #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x0004 */
  11583. #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x0008 */
  11584. #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x0010 */
  11585. #define TIM_DCR_DBL_Pos (8U)
  11586. #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
  11587. #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
  11588. #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x0100 */
  11589. #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x0200 */
  11590. #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x0400 */
  11591. #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x0800 */
  11592. #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x1000 */
  11593. /******************* Bit definition for TIM_DMAR register *******************/
  11594. #define TIM_DMAR_DMAB_Pos (0U)
  11595. #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
  11596. #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
  11597. /******************* Bit definition for TIM_OR register *********************/
  11598. #define TIM_OR_TI1_RMP_Pos (0U)
  11599. #define TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */
  11600. #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
  11601. #define TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */
  11602. #define TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */
  11603. #define TIM_OR_TI4_RMP_Pos (6U)
  11604. #define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */
  11605. #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
  11606. #define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */
  11607. #define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */
  11608. #define TIM_OR_ITR1_RMP_Pos (10U)
  11609. #define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */
  11610. #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
  11611. #define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */
  11612. #define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */
  11613. /******************************************************************************/
  11614. /* */
  11615. /* Universal Synchronous Asynchronous Receiver Transmitter */
  11616. /* */
  11617. /******************************************************************************/
  11618. /******************* Bit definition for USART_SR register *******************/
  11619. #define USART_SR_PE_Pos (0U)
  11620. #define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) /*!< 0x00000001 */
  11621. #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */
  11622. #define USART_SR_FE_Pos (1U)
  11623. #define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) /*!< 0x00000002 */
  11624. #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */
  11625. #define USART_SR_NE_Pos (2U)
  11626. #define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) /*!< 0x00000004 */
  11627. #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */
  11628. #define USART_SR_ORE_Pos (3U)
  11629. #define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) /*!< 0x00000008 */
  11630. #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */
  11631. #define USART_SR_IDLE_Pos (4U)
  11632. #define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) /*!< 0x00000010 */
  11633. #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */
  11634. #define USART_SR_RXNE_Pos (5U)
  11635. #define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) /*!< 0x00000020 */
  11636. #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */
  11637. #define USART_SR_TC_Pos (6U)
  11638. #define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) /*!< 0x00000040 */
  11639. #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */
  11640. #define USART_SR_TXE_Pos (7U)
  11641. #define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) /*!< 0x00000080 */
  11642. #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */
  11643. #define USART_SR_LBD_Pos (8U)
  11644. #define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) /*!< 0x00000100 */
  11645. #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */
  11646. #define USART_SR_CTS_Pos (9U)
  11647. #define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) /*!< 0x00000200 */
  11648. #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */
  11649. /******************* Bit definition for USART_DR register *******************/
  11650. #define USART_DR_DR_Pos (0U)
  11651. #define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) /*!< 0x000001FF */
  11652. #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */
  11653. /****************** Bit definition for USART_BRR register *******************/
  11654. #define USART_BRR_DIV_Fraction_Pos (0U)
  11655. #define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
  11656. #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */
  11657. #define USART_BRR_DIV_Mantissa_Pos (4U)
  11658. #define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
  11659. #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */
  11660. /****************** Bit definition for USART_CR1 register *******************/
  11661. #define USART_CR1_SBK_Pos (0U)
  11662. #define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) /*!< 0x00000001 */
  11663. #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */
  11664. #define USART_CR1_RWU_Pos (1U)
  11665. #define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) /*!< 0x00000002 */
  11666. #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */
  11667. #define USART_CR1_RE_Pos (2U)
  11668. #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */
  11669. #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */
  11670. #define USART_CR1_TE_Pos (3U)
  11671. #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */
  11672. #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */
  11673. #define USART_CR1_IDLEIE_Pos (4U)
  11674. #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
  11675. #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */
  11676. #define USART_CR1_RXNEIE_Pos (5U)
  11677. #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
  11678. #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */
  11679. #define USART_CR1_TCIE_Pos (6U)
  11680. #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
  11681. #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */
  11682. #define USART_CR1_TXEIE_Pos (7U)
  11683. #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
  11684. #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */
  11685. #define USART_CR1_PEIE_Pos (8U)
  11686. #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
  11687. #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */
  11688. #define USART_CR1_PS_Pos (9U)
  11689. #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */
  11690. #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */
  11691. #define USART_CR1_PCE_Pos (10U)
  11692. #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */
  11693. #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */
  11694. #define USART_CR1_WAKE_Pos (11U)
  11695. #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
  11696. #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */
  11697. #define USART_CR1_M_Pos (12U)
  11698. #define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) /*!< 0x00001000 */
  11699. #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */
  11700. #define USART_CR1_UE_Pos (13U)
  11701. #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00002000 */
  11702. #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */
  11703. #define USART_CR1_OVER8_Pos (15U)
  11704. #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
  11705. #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */
  11706. /****************** Bit definition for USART_CR2 register *******************/
  11707. #define USART_CR2_ADD_Pos (0U)
  11708. #define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) /*!< 0x0000000F */
  11709. #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */
  11710. #define USART_CR2_LBDL_Pos (5U)
  11711. #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
  11712. #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */
  11713. #define USART_CR2_LBDIE_Pos (6U)
  11714. #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
  11715. #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */
  11716. #define USART_CR2_LBCL_Pos (8U)
  11717. #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
  11718. #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */
  11719. #define USART_CR2_CPHA_Pos (9U)
  11720. #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
  11721. #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */
  11722. #define USART_CR2_CPOL_Pos (10U)
  11723. #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
  11724. #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */
  11725. #define USART_CR2_CLKEN_Pos (11U)
  11726. #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
  11727. #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */
  11728. #define USART_CR2_STOP_Pos (12U)
  11729. #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */
  11730. #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */
  11731. #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x1000 */
  11732. #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x2000 */
  11733. #define USART_CR2_LINEN_Pos (14U)
  11734. #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
  11735. #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */
  11736. /****************** Bit definition for USART_CR3 register *******************/
  11737. #define USART_CR3_EIE_Pos (0U)
  11738. #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */
  11739. #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */
  11740. #define USART_CR3_IREN_Pos (1U)
  11741. #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */
  11742. #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */
  11743. #define USART_CR3_IRLP_Pos (2U)
  11744. #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
  11745. #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */
  11746. #define USART_CR3_HDSEL_Pos (3U)
  11747. #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
  11748. #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */
  11749. #define USART_CR3_NACK_Pos (4U)
  11750. #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */
  11751. #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */
  11752. #define USART_CR3_SCEN_Pos (5U)
  11753. #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
  11754. #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */
  11755. #define USART_CR3_DMAR_Pos (6U)
  11756. #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
  11757. #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */
  11758. #define USART_CR3_DMAT_Pos (7U)
  11759. #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
  11760. #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */
  11761. #define USART_CR3_RTSE_Pos (8U)
  11762. #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
  11763. #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */
  11764. #define USART_CR3_CTSE_Pos (9U)
  11765. #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
  11766. #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */
  11767. #define USART_CR3_CTSIE_Pos (10U)
  11768. #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
  11769. #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */
  11770. #define USART_CR3_ONEBIT_Pos (11U)
  11771. #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
  11772. #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */
  11773. /****************** Bit definition for USART_GTPR register ******************/
  11774. #define USART_GTPR_PSC_Pos (0U)
  11775. #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
  11776. #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */
  11777. #define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) /*!< 0x0001 */
  11778. #define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) /*!< 0x0002 */
  11779. #define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) /*!< 0x0004 */
  11780. #define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) /*!< 0x0008 */
  11781. #define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) /*!< 0x0010 */
  11782. #define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) /*!< 0x0020 */
  11783. #define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) /*!< 0x0040 */
  11784. #define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) /*!< 0x0080 */
  11785. #define USART_GTPR_GT_Pos (8U)
  11786. #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
  11787. #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */
  11788. /******************************************************************************/
  11789. /* */
  11790. /* Window WATCHDOG */
  11791. /* */
  11792. /******************************************************************************/
  11793. /******************* Bit definition for WWDG_CR register ********************/
  11794. #define WWDG_CR_T_Pos (0U)
  11795. #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */
  11796. #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
  11797. #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x01 */
  11798. #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x02 */
  11799. #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x04 */
  11800. #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x08 */
  11801. #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x10 */
  11802. #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x20 */
  11803. #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x40 */
  11804. /* Legacy defines */
  11805. #define WWDG_CR_T0 WWDG_CR_T_0
  11806. #define WWDG_CR_T1 WWDG_CR_T_1
  11807. #define WWDG_CR_T2 WWDG_CR_T_2
  11808. #define WWDG_CR_T3 WWDG_CR_T_3
  11809. #define WWDG_CR_T4 WWDG_CR_T_4
  11810. #define WWDG_CR_T5 WWDG_CR_T_5
  11811. #define WWDG_CR_T6 WWDG_CR_T_6
  11812. #define WWDG_CR_WDGA_Pos (7U)
  11813. #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
  11814. #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
  11815. /******************* Bit definition for WWDG_CFR register *******************/
  11816. #define WWDG_CFR_W_Pos (0U)
  11817. #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */
  11818. #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
  11819. #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x0001 */
  11820. #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x0002 */
  11821. #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x0004 */
  11822. #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x0008 */
  11823. #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x0010 */
  11824. #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x0020 */
  11825. #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x0040 */
  11826. /* Legacy defines */
  11827. #define WWDG_CFR_W0 WWDG_CFR_W_0
  11828. #define WWDG_CFR_W1 WWDG_CFR_W_1
  11829. #define WWDG_CFR_W2 WWDG_CFR_W_2
  11830. #define WWDG_CFR_W3 WWDG_CFR_W_3
  11831. #define WWDG_CFR_W4 WWDG_CFR_W_4
  11832. #define WWDG_CFR_W5 WWDG_CFR_W_5
  11833. #define WWDG_CFR_W6 WWDG_CFR_W_6
  11834. #define WWDG_CFR_WDGTB_Pos (7U)
  11835. #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
  11836. #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */
  11837. #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */
  11838. #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */
  11839. /* Legacy defines */
  11840. #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
  11841. #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
  11842. #define WWDG_CFR_EWI_Pos (9U)
  11843. #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
  11844. #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
  11845. /******************* Bit definition for WWDG_SR register ********************/
  11846. #define WWDG_SR_EWIF_Pos (0U)
  11847. #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
  11848. #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
  11849. /******************************************************************************/
  11850. /* */
  11851. /* DBG */
  11852. /* */
  11853. /******************************************************************************/
  11854. /******************** Bit definition for DBGMCU_IDCODE register *************/
  11855. #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
  11856. #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
  11857. #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
  11858. #define DBGMCU_IDCODE_REV_ID_Pos (16U)
  11859. #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
  11860. #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
  11861. /******************** Bit definition for DBGMCU_CR register *****************/
  11862. #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
  11863. #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
  11864. #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
  11865. #define DBGMCU_CR_DBG_STOP_Pos (1U)
  11866. #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
  11867. #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
  11868. #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
  11869. #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
  11870. #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
  11871. #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
  11872. #define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
  11873. #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
  11874. #define DBGMCU_CR_TRACE_MODE_Pos (6U)
  11875. #define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
  11876. #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
  11877. #define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
  11878. #define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
  11879. /******************** Bit definition for DBGMCU_APB1_FZ register ************/
  11880. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
  11881. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
  11882. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
  11883. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
  11884. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
  11885. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
  11886. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
  11887. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
  11888. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
  11889. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
  11890. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
  11891. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
  11892. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
  11893. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
  11894. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
  11895. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
  11896. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
  11897. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
  11898. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
  11899. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
  11900. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
  11901. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
  11902. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
  11903. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
  11904. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
  11905. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
  11906. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
  11907. #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
  11908. #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
  11909. #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
  11910. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
  11911. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
  11912. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
  11913. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
  11914. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
  11915. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
  11916. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
  11917. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
  11918. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
  11919. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
  11920. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
  11921. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
  11922. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
  11923. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
  11924. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
  11925. #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
  11926. #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) /*!< 0x01000000 */
  11927. #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
  11928. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
  11929. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
  11930. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
  11931. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
  11932. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
  11933. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
  11934. /******************** Bit definition for DBGMCU_APB2_FZ register ************/
  11935. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
  11936. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
  11937. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
  11938. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
  11939. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
  11940. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
  11941. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
  11942. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
  11943. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
  11944. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
  11945. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
  11946. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
  11947. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
  11948. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
  11949. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
  11950. /******************************************************************************/
  11951. /* */
  11952. /* USB_OTG */
  11953. /* */
  11954. /******************************************************************************/
  11955. /******************** Bit definition for USB_OTG_GOTGCTL register ***********/
  11956. #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
  11957. #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
  11958. #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */
  11959. #define USB_OTG_GOTGCTL_SRQ_Pos (1U)
  11960. #define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
  11961. #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */
  11962. #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
  11963. #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */
  11964. #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk /*!< VBUS valid override enable */
  11965. #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
  11966. #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */
  11967. #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */
  11968. #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
  11969. #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */
  11970. #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral session valid override enable */
  11971. #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
  11972. #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */
  11973. #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral session valid override value */
  11974. #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
  11975. #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */
  11976. #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral session valid override enable */
  11977. #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
  11978. #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */
  11979. #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral session valid override value */
  11980. #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
  11981. #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
  11982. #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */
  11983. #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
  11984. #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
  11985. #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */
  11986. #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
  11987. #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
  11988. #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */
  11989. #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
  11990. #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
  11991. #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */
  11992. #define USB_OTG_GOTGCTL_EHEN_Pos (12U)
  11993. #define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */
  11994. #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk /*!< Embedded host enable */
  11995. #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
  11996. #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
  11997. #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */
  11998. #define USB_OTG_GOTGCTL_DBCT_Pos (17U)
  11999. #define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
  12000. #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */
  12001. #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
  12002. #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
  12003. #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */
  12004. #define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
  12005. #define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */
  12006. #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid */
  12007. #define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
  12008. #define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */
  12009. #define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk /*!< OTG version */
  12010. /******************** Bit definition forUSB_OTG_HCFG register ********************/
  12011. #define USB_OTG_HCFG_FSLSPCS_Pos (0U)
  12012. #define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
  12013. #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */
  12014. #define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
  12015. #define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
  12016. #define USB_OTG_HCFG_FSLSS_Pos (2U)
  12017. #define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
  12018. #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */
  12019. /******************** Bit definition for USB_OTG_DCFG register ********************/
  12020. #define USB_OTG_DCFG_DSPD_Pos (0U)
  12021. #define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
  12022. #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */
  12023. #define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
  12024. #define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
  12025. #define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
  12026. #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
  12027. #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */
  12028. #define USB_OTG_DCFG_DAD_Pos (4U)
  12029. #define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
  12030. #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */
  12031. #define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
  12032. #define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
  12033. #define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
  12034. #define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
  12035. #define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
  12036. #define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
  12037. #define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
  12038. #define USB_OTG_DCFG_PFIVL_Pos (11U)
  12039. #define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
  12040. #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */
  12041. #define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
  12042. #define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
  12043. #define USB_OTG_DCFG_XCVRDLY_Pos (14U)
  12044. #define USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) /*!< 0x00004000 */
  12045. #define USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk /*!< Transceiver delay */
  12046. #define USB_OTG_DCFG_ERRATIM_Pos (15U)
  12047. #define USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) /*!< 0x00008000 */
  12048. #define USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk /*!< Erratic error interrupt mask */
  12049. #define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
  12050. #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
  12051. #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */
  12052. #define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
  12053. #define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
  12054. /******************** Bit definition for USB_OTG_PCGCR register ********************/
  12055. #define USB_OTG_PCGCR_STPPCLK_Pos (0U)
  12056. #define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
  12057. #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */
  12058. #define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
  12059. #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
  12060. #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */
  12061. #define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
  12062. #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
  12063. #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */
  12064. /******************** Bit definition for USB_OTG_GOTGINT register ********************/
  12065. #define USB_OTG_GOTGINT_SEDET_Pos (2U)
  12066. #define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
  12067. #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */
  12068. #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
  12069. #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
  12070. #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */
  12071. #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
  12072. #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
  12073. #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */
  12074. #define USB_OTG_GOTGINT_HNGDET_Pos (17U)
  12075. #define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
  12076. #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */
  12077. #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
  12078. #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
  12079. #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */
  12080. #define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
  12081. #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
  12082. #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */
  12083. #define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
  12084. #define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */
  12085. #define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk /*!< Change in ID pin input value */
  12086. /******************** Bit definition for USB_OTG_DCTL register ********************/
  12087. #define USB_OTG_DCTL_RWUSIG_Pos (0U)
  12088. #define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
  12089. #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */
  12090. #define USB_OTG_DCTL_SDIS_Pos (1U)
  12091. #define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
  12092. #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */
  12093. #define USB_OTG_DCTL_GINSTS_Pos (2U)
  12094. #define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
  12095. #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */
  12096. #define USB_OTG_DCTL_GONSTS_Pos (3U)
  12097. #define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
  12098. #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */
  12099. #define USB_OTG_DCTL_TCTL_Pos (4U)
  12100. #define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
  12101. #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */
  12102. #define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
  12103. #define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
  12104. #define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
  12105. #define USB_OTG_DCTL_SGINAK_Pos (7U)
  12106. #define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
  12107. #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */
  12108. #define USB_OTG_DCTL_CGINAK_Pos (8U)
  12109. #define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
  12110. #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */
  12111. #define USB_OTG_DCTL_SGONAK_Pos (9U)
  12112. #define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
  12113. #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */
  12114. #define USB_OTG_DCTL_CGONAK_Pos (10U)
  12115. #define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
  12116. #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */
  12117. #define USB_OTG_DCTL_POPRGDNE_Pos (11U)
  12118. #define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
  12119. #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */
  12120. /******************** Bit definition for USB_OTG_HFIR register ********************/
  12121. #define USB_OTG_HFIR_FRIVL_Pos (0U)
  12122. #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
  12123. #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */
  12124. /******************** Bit definition for USB_OTG_HFNUM register ********************/
  12125. #define USB_OTG_HFNUM_FRNUM_Pos (0U)
  12126. #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
  12127. #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */
  12128. #define USB_OTG_HFNUM_FTREM_Pos (16U)
  12129. #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
  12130. #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */
  12131. /******************** Bit definition for USB_OTG_DSTS register ********************/
  12132. #define USB_OTG_DSTS_SUSPSTS_Pos (0U)
  12133. #define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
  12134. #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */
  12135. #define USB_OTG_DSTS_ENUMSPD_Pos (1U)
  12136. #define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
  12137. #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */
  12138. #define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
  12139. #define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
  12140. #define USB_OTG_DSTS_EERR_Pos (3U)
  12141. #define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
  12142. #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */
  12143. #define USB_OTG_DSTS_FNSOF_Pos (8U)
  12144. #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
  12145. #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */
  12146. /******************** Bit definition for USB_OTG_GAHBCFG register ********************/
  12147. #define USB_OTG_GAHBCFG_GINT_Pos (0U)
  12148. #define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
  12149. #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */
  12150. #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
  12151. #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
  12152. #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */
  12153. #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
  12154. #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
  12155. #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
  12156. #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
  12157. #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
  12158. #define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
  12159. #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
  12160. #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */
  12161. #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
  12162. #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
  12163. #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */
  12164. #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
  12165. #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
  12166. #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */
  12167. /******************** Bit definition for USB_OTG_GUSBCFG register ********************/
  12168. #define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
  12169. #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
  12170. #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */
  12171. #define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
  12172. #define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
  12173. #define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
  12174. #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
  12175. #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
  12176. #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
  12177. #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
  12178. #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
  12179. #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
  12180. #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
  12181. #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
  12182. #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
  12183. #define USB_OTG_GUSBCFG_TRDT_Pos (10U)
  12184. #define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
  12185. #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */
  12186. #define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
  12187. #define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
  12188. #define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
  12189. #define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
  12190. #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
  12191. #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
  12192. #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */
  12193. #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
  12194. #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
  12195. #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */
  12196. #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
  12197. #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
  12198. #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */
  12199. #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
  12200. #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
  12201. #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */
  12202. #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
  12203. #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
  12204. #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */
  12205. #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
  12206. #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
  12207. #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */
  12208. #define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
  12209. #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
  12210. #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */
  12211. #define USB_OTG_GUSBCFG_PCCI_Pos (23U)
  12212. #define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
  12213. #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */
  12214. #define USB_OTG_GUSBCFG_PTCI_Pos (24U)
  12215. #define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
  12216. #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */
  12217. #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
  12218. #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
  12219. #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */
  12220. #define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
  12221. #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
  12222. #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */
  12223. #define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
  12224. #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
  12225. #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */
  12226. #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
  12227. #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
  12228. #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */
  12229. /******************** Bit definition for USB_OTG_GRSTCTL register ********************/
  12230. #define USB_OTG_GRSTCTL_CSRST_Pos (0U)
  12231. #define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
  12232. #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */
  12233. #define USB_OTG_GRSTCTL_HSRST_Pos (1U)
  12234. #define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
  12235. #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */
  12236. #define USB_OTG_GRSTCTL_FCRST_Pos (2U)
  12237. #define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
  12238. #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */
  12239. #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
  12240. #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
  12241. #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */
  12242. #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
  12243. #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
  12244. #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */
  12245. #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
  12246. #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
  12247. #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */
  12248. #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
  12249. #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
  12250. #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
  12251. #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
  12252. #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
  12253. #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
  12254. #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
  12255. #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */
  12256. #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
  12257. #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
  12258. #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */
  12259. /******************** Bit definition for USB_OTG_DIEPMSK register ********************/
  12260. #define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
  12261. #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
  12262. #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12263. #define USB_OTG_DIEPMSK_EPDM_Pos (1U)
  12264. #define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
  12265. #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12266. #define USB_OTG_DIEPMSK_TOM_Pos (3U)
  12267. #define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
  12268. #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
  12269. #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
  12270. #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12271. #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12272. #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
  12273. #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
  12274. #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12275. #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
  12276. #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
  12277. #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12278. #define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
  12279. #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
  12280. #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */
  12281. #define USB_OTG_DIEPMSK_BIM_Pos (9U)
  12282. #define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
  12283. #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */
  12284. /******************** Bit definition for USB_OTG_HPTXSTS register ********************/
  12285. #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
  12286. #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
  12287. #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */
  12288. #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
  12289. #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
  12290. #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */
  12291. #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
  12292. #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
  12293. #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
  12294. #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
  12295. #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
  12296. #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
  12297. #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
  12298. #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
  12299. #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
  12300. #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
  12301. #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */
  12302. #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
  12303. #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
  12304. #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
  12305. #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
  12306. #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
  12307. #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
  12308. #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
  12309. #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
  12310. /******************** Bit definition for USB_OTG_HAINT register ********************/
  12311. #define USB_OTG_HAINT_HAINT_Pos (0U)
  12312. #define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
  12313. #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */
  12314. /******************** Bit definition for USB_OTG_DOEPMSK register ********************/
  12315. #define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
  12316. #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
  12317. #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12318. #define USB_OTG_DOEPMSK_EPDM_Pos (1U)
  12319. #define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
  12320. #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12321. #define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
  12322. #define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */
  12323. #define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk /*!< OUT transaction AHB Error interrupt mask */
  12324. #define USB_OTG_DOEPMSK_STUPM_Pos (3U)
  12325. #define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
  12326. #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */
  12327. #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
  12328. #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
  12329. #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */
  12330. #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
  12331. #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
  12332. #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */
  12333. #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
  12334. #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
  12335. #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */
  12336. #define USB_OTG_DOEPMSK_OPEM_Pos (8U)
  12337. #define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
  12338. #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */
  12339. #define USB_OTG_DOEPMSK_BOIM_Pos (9U)
  12340. #define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
  12341. #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */
  12342. #define USB_OTG_DOEPMSK_BERRM_Pos (12U)
  12343. #define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */
  12344. #define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk /*!< Babble error interrupt mask */
  12345. #define USB_OTG_DOEPMSK_NAKM_Pos (13U)
  12346. #define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */
  12347. #define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk /*!< OUT Packet NAK interrupt mask */
  12348. #define USB_OTG_DOEPMSK_NYETM_Pos (14U)
  12349. #define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */
  12350. #define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk /*!< NYET interrupt mask */
  12351. /******************** Bit definition for USB_OTG_GINTSTS register ********************/
  12352. #define USB_OTG_GINTSTS_CMOD_Pos (0U)
  12353. #define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
  12354. #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */
  12355. #define USB_OTG_GINTSTS_MMIS_Pos (1U)
  12356. #define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
  12357. #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */
  12358. #define USB_OTG_GINTSTS_OTGINT_Pos (2U)
  12359. #define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
  12360. #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */
  12361. #define USB_OTG_GINTSTS_SOF_Pos (3U)
  12362. #define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
  12363. #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */
  12364. #define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
  12365. #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
  12366. #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */
  12367. #define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
  12368. #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
  12369. #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */
  12370. #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
  12371. #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
  12372. #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */
  12373. #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
  12374. #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
  12375. #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */
  12376. #define USB_OTG_GINTSTS_ESUSP_Pos (10U)
  12377. #define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
  12378. #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */
  12379. #define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
  12380. #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
  12381. #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */
  12382. #define USB_OTG_GINTSTS_USBRST_Pos (12U)
  12383. #define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
  12384. #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */
  12385. #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
  12386. #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
  12387. #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */
  12388. #define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
  12389. #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
  12390. #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */
  12391. #define USB_OTG_GINTSTS_EOPF_Pos (15U)
  12392. #define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
  12393. #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */
  12394. #define USB_OTG_GINTSTS_IEPINT_Pos (18U)
  12395. #define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
  12396. #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */
  12397. #define USB_OTG_GINTSTS_OEPINT_Pos (19U)
  12398. #define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
  12399. #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */
  12400. #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
  12401. #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
  12402. #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */
  12403. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
  12404. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
  12405. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */
  12406. #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
  12407. #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
  12408. #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */
  12409. #define USB_OTG_GINTSTS_RSTDET_Pos (23U)
  12410. #define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */
  12411. #define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk /*!< Reset detected interrupt */
  12412. #define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
  12413. #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
  12414. #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */
  12415. #define USB_OTG_GINTSTS_HCINT_Pos (25U)
  12416. #define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
  12417. #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */
  12418. #define USB_OTG_GINTSTS_PTXFE_Pos (26U)
  12419. #define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
  12420. #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */
  12421. #define USB_OTG_GINTSTS_LPMINT_Pos (27U)
  12422. #define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */
  12423. #define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk /*!< LPM interrupt */
  12424. #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
  12425. #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
  12426. #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */
  12427. #define USB_OTG_GINTSTS_DISCINT_Pos (29U)
  12428. #define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
  12429. #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */
  12430. #define USB_OTG_GINTSTS_SRQINT_Pos (30U)
  12431. #define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
  12432. #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */
  12433. #define USB_OTG_GINTSTS_WKUINT_Pos (31U)
  12434. #define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
  12435. #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */
  12436. /******************** Bit definition for USB_OTG_GINTMSK register ********************/
  12437. #define USB_OTG_GINTMSK_MMISM_Pos (1U)
  12438. #define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
  12439. #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */
  12440. #define USB_OTG_GINTMSK_OTGINT_Pos (2U)
  12441. #define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
  12442. #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */
  12443. #define USB_OTG_GINTMSK_SOFM_Pos (3U)
  12444. #define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
  12445. #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */
  12446. #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
  12447. #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
  12448. #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */
  12449. #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
  12450. #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
  12451. #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */
  12452. #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
  12453. #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
  12454. #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */
  12455. #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
  12456. #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
  12457. #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */
  12458. #define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
  12459. #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
  12460. #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */
  12461. #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
  12462. #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
  12463. #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */
  12464. #define USB_OTG_GINTMSK_USBRST_Pos (12U)
  12465. #define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
  12466. #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */
  12467. #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
  12468. #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
  12469. #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */
  12470. #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
  12471. #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
  12472. #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */
  12473. #define USB_OTG_GINTMSK_EOPFM_Pos (15U)
  12474. #define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
  12475. #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */
  12476. #define USB_OTG_GINTMSK_EPMISM_Pos (17U)
  12477. #define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
  12478. #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */
  12479. #define USB_OTG_GINTMSK_IEPINT_Pos (18U)
  12480. #define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
  12481. #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */
  12482. #define USB_OTG_GINTMSK_OEPINT_Pos (19U)
  12483. #define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
  12484. #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */
  12485. #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
  12486. #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
  12487. #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */
  12488. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
  12489. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
  12490. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */
  12491. #define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
  12492. #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
  12493. #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */
  12494. #define USB_OTG_GINTMSK_RSTDETM_Pos (23U)
  12495. #define USB_OTG_GINTMSK_RSTDETM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDETM_Pos) /*!< 0x00800000 */
  12496. #define USB_OTG_GINTMSK_RSTDETM USB_OTG_GINTMSK_RSTDETM_Msk /*!< Reset detected interrupt mask */
  12497. #define USB_OTG_GINTMSK_PRTIM_Pos (24U)
  12498. #define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
  12499. #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */
  12500. #define USB_OTG_GINTMSK_HCIM_Pos (25U)
  12501. #define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
  12502. #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */
  12503. #define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
  12504. #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
  12505. #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */
  12506. #define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
  12507. #define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */
  12508. #define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk /*!< LPM interrupt Mask */
  12509. #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
  12510. #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
  12511. #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */
  12512. #define USB_OTG_GINTMSK_DISCINT_Pos (29U)
  12513. #define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
  12514. #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */
  12515. #define USB_OTG_GINTMSK_SRQIM_Pos (30U)
  12516. #define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
  12517. #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */
  12518. #define USB_OTG_GINTMSK_WUIM_Pos (31U)
  12519. #define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
  12520. #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */
  12521. /******************** Bit definition for USB_OTG_DAINT register ********************/
  12522. #define USB_OTG_DAINT_IEPINT_Pos (0U)
  12523. #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
  12524. #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */
  12525. #define USB_OTG_DAINT_OEPINT_Pos (16U)
  12526. #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
  12527. #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */
  12528. /******************** Bit definition for USB_OTG_HAINTMSK register ********************/
  12529. #define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
  12530. #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
  12531. #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */
  12532. /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
  12533. #define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
  12534. #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
  12535. #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */
  12536. #define USB_OTG_GRXSTSP_BCNT_Pos (4U)
  12537. #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
  12538. #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */
  12539. #define USB_OTG_GRXSTSP_DPID_Pos (15U)
  12540. #define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
  12541. #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */
  12542. #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
  12543. #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
  12544. #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */
  12545. /******************** Bit definition for USB_OTG_DAINTMSK register ********************/
  12546. #define USB_OTG_DAINTMSK_IEPM_Pos (0U)
  12547. #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
  12548. #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */
  12549. #define USB_OTG_DAINTMSK_OEPM_Pos (16U)
  12550. #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
  12551. #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */
  12552. /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
  12553. #define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
  12554. #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
  12555. #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */
  12556. /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
  12557. #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
  12558. #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
  12559. #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */
  12560. /******************** Bit definition for OTG register ********************/
  12561. #define USB_OTG_NPTXFSA_Pos (0U)
  12562. #define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
  12563. #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */
  12564. #define USB_OTG_NPTXFD_Pos (16U)
  12565. #define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
  12566. #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */
  12567. #define USB_OTG_TX0FSA_Pos (0U)
  12568. #define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
  12569. #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */
  12570. #define USB_OTG_TX0FD_Pos (16U)
  12571. #define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
  12572. #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */
  12573. /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
  12574. #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
  12575. #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
  12576. #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
  12577. /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
  12578. #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
  12579. #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
  12580. #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
  12581. #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
  12582. #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
  12583. #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
  12584. #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
  12585. #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
  12586. #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
  12587. #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
  12588. #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
  12589. #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
  12590. #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
  12591. #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
  12592. #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
  12593. #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
  12594. #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
  12595. #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
  12596. #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
  12597. #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
  12598. #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
  12599. #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
  12600. #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
  12601. #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
  12602. /******************** Bit definition for USB_OTG_DTHRCTL register ********************/
  12603. #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
  12604. #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
  12605. #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
  12606. #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
  12607. #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
  12608. #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */
  12609. #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
  12610. #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
  12611. #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */
  12612. #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
  12613. #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
  12614. #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
  12615. #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
  12616. #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
  12617. #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
  12618. #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
  12619. #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
  12620. #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
  12621. #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
  12622. #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
  12623. #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */
  12624. #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
  12625. #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
  12626. #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */
  12627. #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
  12628. #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
  12629. #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
  12630. #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
  12631. #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
  12632. #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
  12633. #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
  12634. #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
  12635. #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
  12636. #define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
  12637. #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
  12638. #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */
  12639. /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
  12640. #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
  12641. #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
  12642. #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
  12643. /******************** Bit definition for USB_OTG_DEACHINT register ********************/
  12644. #define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
  12645. #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
  12646. #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */
  12647. #define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
  12648. #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
  12649. #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */
  12650. /******************** Bit definition for USB_OTG_GCCFG register ********************/
  12651. #define USB_OTG_GCCFG_DCDET_Pos (0U)
  12652. #define USB_OTG_GCCFG_DCDET_Msk (0x1UL << USB_OTG_GCCFG_DCDET_Pos) /*!< 0x00000001 */
  12653. #define USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk /*!< Data contact detection (DCD) status */
  12654. #define USB_OTG_GCCFG_PDET_Pos (1U)
  12655. #define USB_OTG_GCCFG_PDET_Msk (0x1UL << USB_OTG_GCCFG_PDET_Pos) /*!< 0x00000002 */
  12656. #define USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk /*!< Primary detection (PD) status */
  12657. #define USB_OTG_GCCFG_SDET_Pos (2U)
  12658. #define USB_OTG_GCCFG_SDET_Msk (0x1UL << USB_OTG_GCCFG_SDET_Pos) /*!< 0x00000004 */
  12659. #define USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk /*!< Secondary detection (SD) status */
  12660. #define USB_OTG_GCCFG_PS2DET_Pos (3U)
  12661. #define USB_OTG_GCCFG_PS2DET_Msk (0x1UL << USB_OTG_GCCFG_PS2DET_Pos) /*!< 0x00000008 */
  12662. #define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk /*!< DM pull-up detection status */
  12663. #define USB_OTG_GCCFG_PWRDWN_Pos (16U)
  12664. #define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
  12665. #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */
  12666. #define USB_OTG_GCCFG_BCDEN_Pos (17U)
  12667. #define USB_OTG_GCCFG_BCDEN_Msk (0x1UL << USB_OTG_GCCFG_BCDEN_Pos) /*!< 0x00020000 */
  12668. #define USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk /*!< Battery charging detector (BCD) enable */
  12669. #define USB_OTG_GCCFG_DCDEN_Pos (18U)
  12670. #define USB_OTG_GCCFG_DCDEN_Msk (0x1UL << USB_OTG_GCCFG_DCDEN_Pos) /*!< 0x00040000 */
  12671. #define USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk /*!< Data contact detection (DCD) mode enable*/
  12672. #define USB_OTG_GCCFG_PDEN_Pos (19U)
  12673. #define USB_OTG_GCCFG_PDEN_Msk (0x1UL << USB_OTG_GCCFG_PDEN_Pos) /*!< 0x00080000 */
  12674. #define USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk /*!< Primary detection (PD) mode enable*/
  12675. #define USB_OTG_GCCFG_SDEN_Pos (20U)
  12676. #define USB_OTG_GCCFG_SDEN_Msk (0x1UL << USB_OTG_GCCFG_SDEN_Pos) /*!< 0x00100000 */
  12677. #define USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk /*!< Secondary detection (SD) mode enable */
  12678. #define USB_OTG_GCCFG_VBDEN_Pos (21U)
  12679. #define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */
  12680. #define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk /*!< USB VBUS Detection Enable */
  12681. /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
  12682. #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
  12683. #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
  12684. #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */
  12685. #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
  12686. #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
  12687. #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
  12688. /******************** Bit definition for USB_OTG_CID register ********************/
  12689. #define USB_OTG_CID_PRODUCT_ID_Pos (0U)
  12690. #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
  12691. #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */
  12692. /******************** Bit definition for USB_OTG_GLPMCFG register ********************/
  12693. #define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
  12694. #define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */
  12695. #define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /*!< LPM support enable */
  12696. #define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
  12697. #define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */
  12698. #define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /*!< LPM Token acknowledge enable */
  12699. #define USB_OTG_GLPMCFG_BESL_Pos (2U)
  12700. #define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */
  12701. #define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /*!< BESL value received with last ACKed LPM Token */
  12702. #define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
  12703. #define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */
  12704. #define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /*!< bRemoteWake value received with last ACKed LPM Token */
  12705. #define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
  12706. #define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */
  12707. #define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /*!< L1 shallow sleep enable */
  12708. #define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
  12709. #define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */
  12710. #define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /*!< BESL threshold */
  12711. #define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
  12712. #define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */
  12713. #define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /*!< L1 deep sleep enable */
  12714. #define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
  12715. #define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */
  12716. #define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /*!< LPM response */
  12717. #define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
  12718. #define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */
  12719. #define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /*!< Port sleep status */
  12720. #define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
  12721. #define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */
  12722. #define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /*!< Sleep State Resume OK */
  12723. #define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
  12724. #define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */
  12725. #define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /*!< LPM Channel Index */
  12726. #define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
  12727. #define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */
  12728. #define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /*!< LPM retry count */
  12729. #define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
  12730. #define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */
  12731. #define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /*!< Send LPM transaction */
  12732. #define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
  12733. #define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */
  12734. #define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status */
  12735. #define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
  12736. #define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */
  12737. #define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /*!< Enable best effort service latency */
  12738. /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
  12739. #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
  12740. #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
  12741. #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12742. #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
  12743. #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
  12744. #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12745. #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
  12746. #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
  12747. #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
  12748. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
  12749. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12750. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12751. #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
  12752. #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
  12753. #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12754. #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
  12755. #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
  12756. #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12757. #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
  12758. #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
  12759. #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */
  12760. #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
  12761. #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
  12762. #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
  12763. #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
  12764. #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
  12765. #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
  12766. /******************** Bit definition for USB_OTG_HPRT register ********************/
  12767. #define USB_OTG_HPRT_PCSTS_Pos (0U)
  12768. #define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
  12769. #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */
  12770. #define USB_OTG_HPRT_PCDET_Pos (1U)
  12771. #define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
  12772. #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */
  12773. #define USB_OTG_HPRT_PENA_Pos (2U)
  12774. #define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
  12775. #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */
  12776. #define USB_OTG_HPRT_PENCHNG_Pos (3U)
  12777. #define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
  12778. #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */
  12779. #define USB_OTG_HPRT_POCA_Pos (4U)
  12780. #define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
  12781. #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */
  12782. #define USB_OTG_HPRT_POCCHNG_Pos (5U)
  12783. #define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
  12784. #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */
  12785. #define USB_OTG_HPRT_PRES_Pos (6U)
  12786. #define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
  12787. #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */
  12788. #define USB_OTG_HPRT_PSUSP_Pos (7U)
  12789. #define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
  12790. #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */
  12791. #define USB_OTG_HPRT_PRST_Pos (8U)
  12792. #define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
  12793. #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */
  12794. #define USB_OTG_HPRT_PLSTS_Pos (10U)
  12795. #define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
  12796. #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */
  12797. #define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
  12798. #define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
  12799. #define USB_OTG_HPRT_PPWR_Pos (12U)
  12800. #define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
  12801. #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */
  12802. #define USB_OTG_HPRT_PTCTL_Pos (13U)
  12803. #define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
  12804. #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */
  12805. #define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
  12806. #define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
  12807. #define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
  12808. #define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
  12809. #define USB_OTG_HPRT_PSPD_Pos (17U)
  12810. #define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
  12811. #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */
  12812. #define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
  12813. #define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
  12814. /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
  12815. #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
  12816. #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
  12817. #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12818. #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
  12819. #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
  12820. #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12821. #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
  12822. #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
  12823. #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */
  12824. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
  12825. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12826. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12827. #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
  12828. #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
  12829. #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12830. #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
  12831. #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
  12832. #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12833. #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
  12834. #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
  12835. #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */
  12836. #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
  12837. #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
  12838. #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
  12839. #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
  12840. #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
  12841. #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */
  12842. #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
  12843. #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
  12844. #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
  12845. #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
  12846. #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
  12847. #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */
  12848. /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
  12849. #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
  12850. #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
  12851. #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */
  12852. #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
  12853. #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
  12854. #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */
  12855. /******************** Bit definition for USB_OTG_DIEPCTL register ********************/
  12856. #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
  12857. #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
  12858. #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */
  12859. #define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
  12860. #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
  12861. #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */
  12862. #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
  12863. #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
  12864. #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */
  12865. #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
  12866. #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
  12867. #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */
  12868. #define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
  12869. #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
  12870. #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */
  12871. #define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
  12872. #define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
  12873. #define USB_OTG_DIEPCTL_STALL_Pos (21U)
  12874. #define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
  12875. #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */
  12876. #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
  12877. #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
  12878. #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */
  12879. #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
  12880. #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
  12881. #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
  12882. #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
  12883. #define USB_OTG_DIEPCTL_CNAK_Pos (26U)
  12884. #define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
  12885. #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */
  12886. #define USB_OTG_DIEPCTL_SNAK_Pos (27U)
  12887. #define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
  12888. #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */
  12889. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
  12890. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
  12891. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
  12892. #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
  12893. #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
  12894. #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */
  12895. #define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
  12896. #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
  12897. #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */
  12898. #define USB_OTG_DIEPCTL_EPENA_Pos (31U)
  12899. #define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
  12900. #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */
  12901. /******************** Bit definition for USB_OTG_HCCHAR register ********************/
  12902. #define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
  12903. #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
  12904. #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */
  12905. #define USB_OTG_HCCHAR_EPNUM_Pos (11U)
  12906. #define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
  12907. #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */
  12908. #define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
  12909. #define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
  12910. #define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
  12911. #define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
  12912. #define USB_OTG_HCCHAR_EPDIR_Pos (15U)
  12913. #define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
  12914. #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */
  12915. #define USB_OTG_HCCHAR_LSDEV_Pos (17U)
  12916. #define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
  12917. #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */
  12918. #define USB_OTG_HCCHAR_EPTYP_Pos (18U)
  12919. #define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
  12920. #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */
  12921. #define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
  12922. #define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
  12923. #define USB_OTG_HCCHAR_MC_Pos (20U)
  12924. #define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
  12925. #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */
  12926. #define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
  12927. #define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
  12928. #define USB_OTG_HCCHAR_DAD_Pos (22U)
  12929. #define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
  12930. #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */
  12931. #define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
  12932. #define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
  12933. #define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
  12934. #define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
  12935. #define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
  12936. #define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
  12937. #define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
  12938. #define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
  12939. #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
  12940. #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */
  12941. #define USB_OTG_HCCHAR_CHDIS_Pos (30U)
  12942. #define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
  12943. #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */
  12944. #define USB_OTG_HCCHAR_CHENA_Pos (31U)
  12945. #define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
  12946. #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */
  12947. /******************** Bit definition for USB_OTG_HCSPLT register ********************/
  12948. #define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
  12949. #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
  12950. #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */
  12951. #define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
  12952. #define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
  12953. #define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
  12954. #define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
  12955. #define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
  12956. #define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
  12957. #define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
  12958. #define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
  12959. #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
  12960. #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */
  12961. #define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
  12962. #define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
  12963. #define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
  12964. #define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
  12965. #define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
  12966. #define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
  12967. #define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
  12968. #define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
  12969. #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
  12970. #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */
  12971. #define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
  12972. #define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
  12973. #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
  12974. #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
  12975. #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */
  12976. #define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
  12977. #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
  12978. #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */
  12979. /******************** Bit definition for USB_OTG_HCINT register ********************/
  12980. #define USB_OTG_HCINT_XFRC_Pos (0U)
  12981. #define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
  12982. #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */
  12983. #define USB_OTG_HCINT_CHH_Pos (1U)
  12984. #define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
  12985. #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */
  12986. #define USB_OTG_HCINT_AHBERR_Pos (2U)
  12987. #define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
  12988. #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */
  12989. #define USB_OTG_HCINT_STALL_Pos (3U)
  12990. #define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
  12991. #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */
  12992. #define USB_OTG_HCINT_NAK_Pos (4U)
  12993. #define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
  12994. #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */
  12995. #define USB_OTG_HCINT_ACK_Pos (5U)
  12996. #define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
  12997. #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */
  12998. #define USB_OTG_HCINT_NYET_Pos (6U)
  12999. #define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
  13000. #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */
  13001. #define USB_OTG_HCINT_TXERR_Pos (7U)
  13002. #define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
  13003. #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */
  13004. #define USB_OTG_HCINT_BBERR_Pos (8U)
  13005. #define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
  13006. #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */
  13007. #define USB_OTG_HCINT_FRMOR_Pos (9U)
  13008. #define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
  13009. #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */
  13010. #define USB_OTG_HCINT_DTERR_Pos (10U)
  13011. #define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
  13012. #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */
  13013. /******************** Bit definition for USB_OTG_DIEPINT register ********************/
  13014. #define USB_OTG_DIEPINT_XFRC_Pos (0U)
  13015. #define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
  13016. #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */
  13017. #define USB_OTG_DIEPINT_EPDISD_Pos (1U)
  13018. #define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
  13019. #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
  13020. #define USB_OTG_DIEPINT_AHBERR_Pos (2U)
  13021. #define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */
  13022. #define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an IN transaction */
  13023. #define USB_OTG_DIEPINT_TOC_Pos (3U)
  13024. #define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
  13025. #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */
  13026. #define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
  13027. #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
  13028. #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */
  13029. #define USB_OTG_DIEPINT_INEPNM_Pos (5U)
  13030. #define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000004 */
  13031. #define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk /*!< IN token received with EP mismatch */
  13032. #define USB_OTG_DIEPINT_INEPNE_Pos (6U)
  13033. #define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
  13034. #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */
  13035. #define USB_OTG_DIEPINT_TXFE_Pos (7U)
  13036. #define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
  13037. #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */
  13038. #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
  13039. #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
  13040. #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
  13041. #define USB_OTG_DIEPINT_BNA_Pos (9U)
  13042. #define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
  13043. #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */
  13044. #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
  13045. #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
  13046. #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
  13047. #define USB_OTG_DIEPINT_BERR_Pos (12U)
  13048. #define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
  13049. #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */
  13050. #define USB_OTG_DIEPINT_NAK_Pos (13U)
  13051. #define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
  13052. #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */
  13053. /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
  13054. #define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
  13055. #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
  13056. #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */
  13057. #define USB_OTG_HCINTMSK_CHHM_Pos (1U)
  13058. #define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
  13059. #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */
  13060. #define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
  13061. #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
  13062. #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */
  13063. #define USB_OTG_HCINTMSK_STALLM_Pos (3U)
  13064. #define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
  13065. #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */
  13066. #define USB_OTG_HCINTMSK_NAKM_Pos (4U)
  13067. #define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
  13068. #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */
  13069. #define USB_OTG_HCINTMSK_ACKM_Pos (5U)
  13070. #define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
  13071. #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */
  13072. #define USB_OTG_HCINTMSK_NYET_Pos (6U)
  13073. #define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
  13074. #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */
  13075. #define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
  13076. #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
  13077. #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */
  13078. #define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
  13079. #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
  13080. #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */
  13081. #define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
  13082. #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
  13083. #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */
  13084. #define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
  13085. #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
  13086. #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */
  13087. /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
  13088. #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
  13089. #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  13090. #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
  13091. #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
  13092. #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  13093. #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */
  13094. #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
  13095. #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
  13096. #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */
  13097. /******************** Bit definition for USB_OTG_HCTSIZ register ********************/
  13098. #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
  13099. #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  13100. #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */
  13101. #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
  13102. #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  13103. #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */
  13104. #define USB_OTG_HCTSIZ_DOPING_Pos (31U)
  13105. #define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
  13106. #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */
  13107. #define USB_OTG_HCTSIZ_DPID_Pos (29U)
  13108. #define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
  13109. #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */
  13110. #define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
  13111. #define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
  13112. /******************** Bit definition for USB_OTG_DIEPDMA register ********************/
  13113. #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
  13114. #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
  13115. #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */
  13116. /******************** Bit definition for USB_OTG_HCDMA register ********************/
  13117. #define USB_OTG_HCDMA_DMAADDR_Pos (0U)
  13118. #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
  13119. #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */
  13120. /******************** Bit definition for USB_OTG_DTXFSTS register ********************/
  13121. #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
  13122. #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
  13123. #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
  13124. /******************** Bit definition for USB_OTG_DIEPTXF register ********************/
  13125. #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
  13126. #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
  13127. #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */
  13128. #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
  13129. #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
  13130. #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */
  13131. /******************** Bit definition for USB_OTG_DOEPCTL register ********************/
  13132. #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
  13133. #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
  13134. #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */
  13135. #define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
  13136. #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
  13137. #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */
  13138. #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
  13139. #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
  13140. #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */
  13141. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
  13142. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
  13143. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
  13144. #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
  13145. #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
  13146. #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */
  13147. #define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
  13148. #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
  13149. #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */
  13150. #define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
  13151. #define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
  13152. #define USB_OTG_DOEPCTL_SNPM_Pos (20U)
  13153. #define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
  13154. #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */
  13155. #define USB_OTG_DOEPCTL_STALL_Pos (21U)
  13156. #define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
  13157. #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */
  13158. #define USB_OTG_DOEPCTL_CNAK_Pos (26U)
  13159. #define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
  13160. #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */
  13161. #define USB_OTG_DOEPCTL_SNAK_Pos (27U)
  13162. #define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
  13163. #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */
  13164. #define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
  13165. #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
  13166. #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */
  13167. #define USB_OTG_DOEPCTL_EPENA_Pos (31U)
  13168. #define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
  13169. #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */
  13170. /******************** Bit definition for USB_OTG_DOEPINT register ********************/
  13171. #define USB_OTG_DOEPINT_XFRC_Pos (0U)
  13172. #define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
  13173. #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */
  13174. #define USB_OTG_DOEPINT_EPDISD_Pos (1U)
  13175. #define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
  13176. #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
  13177. #define USB_OTG_DOEPINT_AHBERR_Pos (2U)
  13178. #define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */
  13179. #define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an OUT transaction */
  13180. #define USB_OTG_DOEPINT_STUP_Pos (3U)
  13181. #define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
  13182. #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */
  13183. #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
  13184. #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
  13185. #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */
  13186. #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
  13187. #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
  13188. #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */
  13189. #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
  13190. #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
  13191. #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */
  13192. #define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
  13193. #define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */
  13194. #define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk /*!< OUT packet error */
  13195. #define USB_OTG_DOEPINT_NAK_Pos (13U)
  13196. #define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */
  13197. #define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk /*!< NAK Packet is transmitted by the device */
  13198. #define USB_OTG_DOEPINT_NYET_Pos (14U)
  13199. #define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
  13200. #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */
  13201. #define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
  13202. #define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */
  13203. #define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk /*!< Setup Packet Received */
  13204. /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
  13205. #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
  13206. #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  13207. #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
  13208. #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
  13209. #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  13210. #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */
  13211. #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
  13212. #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
  13213. #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */
  13214. #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
  13215. #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
  13216. /******************** Bit definition for PCGCCTL register ********************/
  13217. #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
  13218. #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
  13219. #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */
  13220. #define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
  13221. #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
  13222. #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */
  13223. #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
  13224. #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
  13225. #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */
  13226. /* Legacy define */
  13227. /******************** Bit definition for OTG register ********************/
  13228. #define USB_OTG_CHNUM_Pos (0U)
  13229. #define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */
  13230. #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */
  13231. #define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */
  13232. #define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */
  13233. #define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */
  13234. #define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */
  13235. #define USB_OTG_BCNT_Pos (4U)
  13236. #define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */
  13237. #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */
  13238. #define USB_OTG_DPID_Pos (15U)
  13239. #define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) /*!< 0x00018000 */
  13240. #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */
  13241. #define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) /*!< 0x00008000 */
  13242. #define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) /*!< 0x00010000 */
  13243. #define USB_OTG_PKTSTS_Pos (17U)
  13244. #define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */
  13245. #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */
  13246. #define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */
  13247. #define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */
  13248. #define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */
  13249. #define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */
  13250. #define USB_OTG_EPNUM_Pos (0U)
  13251. #define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */
  13252. #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */
  13253. #define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */
  13254. #define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */
  13255. #define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */
  13256. #define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */
  13257. #define USB_OTG_FRMNUM_Pos (21U)
  13258. #define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */
  13259. #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */
  13260. #define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */
  13261. #define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */
  13262. #define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */
  13263. #define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */
  13264. /**
  13265. * @}
  13266. */
  13267. /**
  13268. * @}
  13269. */
  13270. /** @addtogroup Exported_macros
  13271. * @{
  13272. */
  13273. /******************************* ADC Instances ********************************/
  13274. #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
  13275. #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
  13276. /******************************* CAN Instances ********************************/
  13277. #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
  13278. ((INSTANCE) == CAN2))
  13279. /****************************** DFSDM Instances *******************************/
  13280. #define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
  13281. ((INSTANCE) == DFSDM1_Filter1))
  13282. #define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
  13283. ((INSTANCE) == DFSDM1_Channel1) || \
  13284. ((INSTANCE) == DFSDM1_Channel2) || \
  13285. ((INSTANCE) == DFSDM1_Channel3))
  13286. /******************************* CRC Instances ********************************/
  13287. #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
  13288. /******************************** DMA Instances *******************************/
  13289. #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
  13290. ((INSTANCE) == DMA1_Stream1) || \
  13291. ((INSTANCE) == DMA1_Stream2) || \
  13292. ((INSTANCE) == DMA1_Stream3) || \
  13293. ((INSTANCE) == DMA1_Stream4) || \
  13294. ((INSTANCE) == DMA1_Stream5) || \
  13295. ((INSTANCE) == DMA1_Stream6) || \
  13296. ((INSTANCE) == DMA1_Stream7) || \
  13297. ((INSTANCE) == DMA2_Stream0) || \
  13298. ((INSTANCE) == DMA2_Stream1) || \
  13299. ((INSTANCE) == DMA2_Stream2) || \
  13300. ((INSTANCE) == DMA2_Stream3) || \
  13301. ((INSTANCE) == DMA2_Stream4) || \
  13302. ((INSTANCE) == DMA2_Stream5) || \
  13303. ((INSTANCE) == DMA2_Stream6) || \
  13304. ((INSTANCE) == DMA2_Stream7))
  13305. /******************************* GPIO Instances *******************************/
  13306. #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
  13307. ((INSTANCE) == GPIOB) || \
  13308. ((INSTANCE) == GPIOC) || \
  13309. ((INSTANCE) == GPIOD) || \
  13310. ((INSTANCE) == GPIOH))
  13311. /******************************** I2C Instances *******************************/
  13312. #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
  13313. ((INSTANCE) == I2C2) || \
  13314. ((INSTANCE) == I2C3))
  13315. /******************************* SMBUS Instances ******************************/
  13316. #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
  13317. /******************************** I2S Instances *******************************/
  13318. #define IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
  13319. ((INSTANCE) == SPI3))
  13320. #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
  13321. ((INSTANCE) == SPI2) || \
  13322. ((INSTANCE) == SPI3) || \
  13323. ((INSTANCE) == SPI4) || \
  13324. ((INSTANCE) == SPI5))
  13325. /*************************** I2S Extended Instances ***************************/
  13326. #define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
  13327. ((INSTANCE) == I2S3ext))
  13328. /* Legacy Defines */
  13329. #define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE
  13330. /******************************* RNG Instances ********************************/
  13331. #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
  13332. /****************************** RTC Instances *********************************/
  13333. #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
  13334. /******************************** SPI Instances *******************************/
  13335. #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
  13336. ((INSTANCE) == SPI2) || \
  13337. ((INSTANCE) == SPI3) || \
  13338. ((INSTANCE) == SPI4) || \
  13339. ((INSTANCE) == SPI5))
  13340. /****************** TIM Instances : All supported instances *******************/
  13341. #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13342. ((INSTANCE) == TIM2) || \
  13343. ((INSTANCE) == TIM3) || \
  13344. ((INSTANCE) == TIM4) || \
  13345. ((INSTANCE) == TIM5) || \
  13346. ((INSTANCE) == TIM6) || \
  13347. ((INSTANCE) == TIM7) || \
  13348. ((INSTANCE) == TIM8) || \
  13349. ((INSTANCE) == TIM9) || \
  13350. ((INSTANCE) == TIM10)|| \
  13351. ((INSTANCE) == TIM11)|| \
  13352. ((INSTANCE) == TIM12)|| \
  13353. ((INSTANCE) == TIM13)|| \
  13354. ((INSTANCE) == TIM14))
  13355. /****************** TIM Instances : supporting synchronization ****************/
  13356. #define IS_TIM_SYNCHRO_INSTANCE(INSTANCE) IS_TIM_MASTER_INSTANCE(INSTANCE)
  13357. /************* TIM Instances : at least 1 capture/compare channel *************/
  13358. #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13359. ((INSTANCE) == TIM2) || \
  13360. ((INSTANCE) == TIM3) || \
  13361. ((INSTANCE) == TIM4) || \
  13362. ((INSTANCE) == TIM5) || \
  13363. ((INSTANCE) == TIM8) || \
  13364. ((INSTANCE) == TIM9) || \
  13365. ((INSTANCE) == TIM10) || \
  13366. ((INSTANCE) == TIM11) || \
  13367. ((INSTANCE) == TIM12) || \
  13368. ((INSTANCE) == TIM13) || \
  13369. ((INSTANCE) == TIM14))
  13370. /************ TIM Instances : at least 2 capture/compare channels *************/
  13371. #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13372. ((INSTANCE) == TIM2) || \
  13373. ((INSTANCE) == TIM3) || \
  13374. ((INSTANCE) == TIM4) || \
  13375. ((INSTANCE) == TIM5) || \
  13376. ((INSTANCE) == TIM8) || \
  13377. ((INSTANCE) == TIM9) || \
  13378. ((INSTANCE) == TIM12))
  13379. /************ TIM Instances : at least 3 capture/compare channels *************/
  13380. #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13381. ((INSTANCE) == TIM2) || \
  13382. ((INSTANCE) == TIM3) || \
  13383. ((INSTANCE) == TIM4) || \
  13384. ((INSTANCE) == TIM5) || \
  13385. ((INSTANCE) == TIM8))
  13386. /************ TIM Instances : at least 4 capture/compare channels *************/
  13387. #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13388. ((INSTANCE) == TIM2) || \
  13389. ((INSTANCE) == TIM3) || \
  13390. ((INSTANCE) == TIM4) || \
  13391. ((INSTANCE) == TIM5) || \
  13392. ((INSTANCE) == TIM8))
  13393. /******************** TIM Instances : Advanced-control timers *****************/
  13394. #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13395. ((INSTANCE) == TIM8))
  13396. /******************* TIM Instances : Timer input XOR function *****************/
  13397. #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13398. ((INSTANCE) == TIM2) || \
  13399. ((INSTANCE) == TIM3) || \
  13400. ((INSTANCE) == TIM4) || \
  13401. ((INSTANCE) == TIM5) || \
  13402. ((INSTANCE) == TIM8))
  13403. /****************** TIM Instances : DMA requests generation (UDE) *************/
  13404. #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13405. ((INSTANCE) == TIM2) || \
  13406. ((INSTANCE) == TIM3) || \
  13407. ((INSTANCE) == TIM4) || \
  13408. ((INSTANCE) == TIM5) || \
  13409. ((INSTANCE) == TIM6) || \
  13410. ((INSTANCE) == TIM7) || \
  13411. ((INSTANCE) == TIM8))
  13412. /************ TIM Instances : DMA requests generation (CCxDE) *****************/
  13413. #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13414. ((INSTANCE) == TIM2) || \
  13415. ((INSTANCE) == TIM3) || \
  13416. ((INSTANCE) == TIM4) || \
  13417. ((INSTANCE) == TIM5) || \
  13418. ((INSTANCE) == TIM8))
  13419. /************ TIM Instances : DMA requests generation (COMDE) *****************/
  13420. #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13421. ((INSTANCE) == TIM2) || \
  13422. ((INSTANCE) == TIM3) || \
  13423. ((INSTANCE) == TIM4) || \
  13424. ((INSTANCE) == TIM5) || \
  13425. ((INSTANCE) == TIM8))
  13426. /******************** TIM Instances : DMA burst feature ***********************/
  13427. #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13428. ((INSTANCE) == TIM2) || \
  13429. ((INSTANCE) == TIM3) || \
  13430. ((INSTANCE) == TIM4) || \
  13431. ((INSTANCE) == TIM5) || \
  13432. ((INSTANCE) == TIM8))
  13433. /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
  13434. #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13435. ((INSTANCE) == TIM2) || \
  13436. ((INSTANCE) == TIM3) || \
  13437. ((INSTANCE) == TIM4) || \
  13438. ((INSTANCE) == TIM5) || \
  13439. ((INSTANCE) == TIM6) || \
  13440. ((INSTANCE) == TIM8))
  13441. /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
  13442. #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13443. ((INSTANCE) == TIM2) || \
  13444. ((INSTANCE) == TIM3) || \
  13445. ((INSTANCE) == TIM4) || \
  13446. ((INSTANCE) == TIM5) || \
  13447. ((INSTANCE) == TIM8) || \
  13448. ((INSTANCE) == TIM9) || \
  13449. ((INSTANCE) == TIM12))
  13450. /********************** TIM Instances : 32 bit Counter ************************/
  13451. #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
  13452. ((INSTANCE) == TIM5))
  13453. /***************** TIM Instances : external trigger input availabe ************/
  13454. #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13455. ((INSTANCE) == TIM2) || \
  13456. ((INSTANCE) == TIM3) || \
  13457. ((INSTANCE) == TIM4) || \
  13458. ((INSTANCE) == TIM5) || \
  13459. ((INSTANCE) == TIM8))
  13460. /****************** TIM Instances : remapping capability **********************/
  13461. #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
  13462. ((INSTANCE) == TIM5) || \
  13463. ((INSTANCE) == TIM11))
  13464. /******************* TIM Instances : output(s) available **********************/
  13465. #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
  13466. ((((INSTANCE) == TIM1) && \
  13467. (((CHANNEL) == TIM_CHANNEL_1) || \
  13468. ((CHANNEL) == TIM_CHANNEL_2) || \
  13469. ((CHANNEL) == TIM_CHANNEL_3) || \
  13470. ((CHANNEL) == TIM_CHANNEL_4))) \
  13471. || \
  13472. (((INSTANCE) == TIM2) && \
  13473. (((CHANNEL) == TIM_CHANNEL_1) || \
  13474. ((CHANNEL) == TIM_CHANNEL_2) || \
  13475. ((CHANNEL) == TIM_CHANNEL_3) || \
  13476. ((CHANNEL) == TIM_CHANNEL_4))) \
  13477. || \
  13478. (((INSTANCE) == TIM3) && \
  13479. (((CHANNEL) == TIM_CHANNEL_1) || \
  13480. ((CHANNEL) == TIM_CHANNEL_2) || \
  13481. ((CHANNEL) == TIM_CHANNEL_3) || \
  13482. ((CHANNEL) == TIM_CHANNEL_4))) \
  13483. || \
  13484. (((INSTANCE) == TIM4) && \
  13485. (((CHANNEL) == TIM_CHANNEL_1) || \
  13486. ((CHANNEL) == TIM_CHANNEL_2) || \
  13487. ((CHANNEL) == TIM_CHANNEL_3) || \
  13488. ((CHANNEL) == TIM_CHANNEL_4))) \
  13489. || \
  13490. (((INSTANCE) == TIM5) && \
  13491. (((CHANNEL) == TIM_CHANNEL_1) || \
  13492. ((CHANNEL) == TIM_CHANNEL_2) || \
  13493. ((CHANNEL) == TIM_CHANNEL_3) || \
  13494. ((CHANNEL) == TIM_CHANNEL_4))) \
  13495. || \
  13496. (((INSTANCE) == TIM8) && \
  13497. (((CHANNEL) == TIM_CHANNEL_1) || \
  13498. ((CHANNEL) == TIM_CHANNEL_2) || \
  13499. ((CHANNEL) == TIM_CHANNEL_3) || \
  13500. ((CHANNEL) == TIM_CHANNEL_4))) \
  13501. || \
  13502. (((INSTANCE) == TIM9) && \
  13503. (((CHANNEL) == TIM_CHANNEL_1) || \
  13504. ((CHANNEL) == TIM_CHANNEL_2))) \
  13505. || \
  13506. (((INSTANCE) == TIM10) && \
  13507. (((CHANNEL) == TIM_CHANNEL_1))) \
  13508. || \
  13509. (((INSTANCE) == TIM11) && \
  13510. (((CHANNEL) == TIM_CHANNEL_1))) \
  13511. || \
  13512. (((INSTANCE) == TIM12) && \
  13513. (((CHANNEL) == TIM_CHANNEL_1) || \
  13514. ((CHANNEL) == TIM_CHANNEL_2))) \
  13515. || \
  13516. (((INSTANCE) == TIM13) && \
  13517. (((CHANNEL) == TIM_CHANNEL_1))) \
  13518. || \
  13519. (((INSTANCE) == TIM14) && \
  13520. (((CHANNEL) == TIM_CHANNEL_1))))
  13521. /************ TIM Instances : complementary output(s) available ***************/
  13522. #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
  13523. ((((INSTANCE) == TIM1) && \
  13524. (((CHANNEL) == TIM_CHANNEL_1) || \
  13525. ((CHANNEL) == TIM_CHANNEL_2) || \
  13526. ((CHANNEL) == TIM_CHANNEL_3))) \
  13527. || \
  13528. (((INSTANCE) == TIM8) && \
  13529. (((CHANNEL) == TIM_CHANNEL_1) || \
  13530. ((CHANNEL) == TIM_CHANNEL_2) || \
  13531. ((CHANNEL) == TIM_CHANNEL_3))))
  13532. /****************** TIM Instances : supporting counting mode selection ********/
  13533. #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13534. ((INSTANCE) == TIM2) || \
  13535. ((INSTANCE) == TIM3) || \
  13536. ((INSTANCE) == TIM4) || \
  13537. ((INSTANCE) == TIM5) || \
  13538. ((INSTANCE) == TIM8))
  13539. /****************** TIM Instances : supporting clock division *****************/
  13540. #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13541. ((INSTANCE) == TIM2) || \
  13542. ((INSTANCE) == TIM3) || \
  13543. ((INSTANCE) == TIM4) || \
  13544. ((INSTANCE) == TIM5) || \
  13545. ((INSTANCE) == TIM8) || \
  13546. ((INSTANCE) == TIM9) || \
  13547. ((INSTANCE) == TIM10)|| \
  13548. ((INSTANCE) == TIM11)|| \
  13549. ((INSTANCE) == TIM12)|| \
  13550. ((INSTANCE) == TIM13)|| \
  13551. ((INSTANCE) == TIM14))
  13552. /****************** TIM Instances : supporting commutation event generation ***/
  13553. #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
  13554. ((INSTANCE) == TIM8))
  13555. /****************** TIM Instances : supporting OCxREF clear *******************/
  13556. #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13557. ((INSTANCE) == TIM2) || \
  13558. ((INSTANCE) == TIM3) || \
  13559. ((INSTANCE) == TIM4) || \
  13560. ((INSTANCE) == TIM5) || \
  13561. ((INSTANCE) == TIM8))
  13562. /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
  13563. #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13564. ((INSTANCE) == TIM2) || \
  13565. ((INSTANCE) == TIM3) || \
  13566. ((INSTANCE) == TIM4) || \
  13567. ((INSTANCE) == TIM5) || \
  13568. ((INSTANCE) == TIM8) || \
  13569. ((INSTANCE) == TIM9) || \
  13570. ((INSTANCE) == TIM12))
  13571. /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
  13572. #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13573. ((INSTANCE) == TIM2) || \
  13574. ((INSTANCE) == TIM3) || \
  13575. ((INSTANCE) == TIM4) || \
  13576. ((INSTANCE) == TIM5) || \
  13577. ((INSTANCE) == TIM8))
  13578. /****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/
  13579. #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13580. ((INSTANCE) == TIM2) || \
  13581. ((INSTANCE) == TIM3) || \
  13582. ((INSTANCE) == TIM4) || \
  13583. ((INSTANCE) == TIM5) || \
  13584. ((INSTANCE) == TIM8) || \
  13585. ((INSTANCE) == TIM9) || \
  13586. ((INSTANCE) == TIM12))
  13587. /********** TIM Instances : supporting internal trigger inputs(ITRX) *********/
  13588. #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13589. ((INSTANCE) == TIM2) || \
  13590. ((INSTANCE) == TIM3) || \
  13591. ((INSTANCE) == TIM4) || \
  13592. ((INSTANCE) == TIM5) || \
  13593. ((INSTANCE) == TIM8) || \
  13594. ((INSTANCE) == TIM9) || \
  13595. ((INSTANCE) == TIM12))
  13596. /****************** TIM Instances : supporting repetition counter *************/
  13597. #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13598. ((INSTANCE) == TIM8))
  13599. /****************** TIM Instances : supporting encoder interface **************/
  13600. #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13601. ((INSTANCE) == TIM2) || \
  13602. ((INSTANCE) == TIM3) || \
  13603. ((INSTANCE) == TIM4) || \
  13604. ((INSTANCE) == TIM5) || \
  13605. ((INSTANCE) == TIM8) || \
  13606. ((INSTANCE) == TIM9) || \
  13607. ((INSTANCE) == TIM12))
  13608. /****************** TIM Instances : supporting Hall sensor interface **********/
  13609. #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13610. ((INSTANCE) == TIM2) || \
  13611. ((INSTANCE) == TIM3) || \
  13612. ((INSTANCE) == TIM4) || \
  13613. ((INSTANCE) == TIM5) || \
  13614. ((INSTANCE) == TIM8))
  13615. /****************** TIM Instances : supporting the break function *************/
  13616. #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13617. ((INSTANCE) == TIM8))
  13618. /******************** USART Instances : Synchronous mode **********************/
  13619. #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13620. ((INSTANCE) == USART2) || \
  13621. ((INSTANCE) == USART3) || \
  13622. ((INSTANCE) == USART6))
  13623. /******************** UART Instances : Half-Duplex mode **********************/
  13624. #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13625. ((INSTANCE) == USART2) || \
  13626. ((INSTANCE) == USART3) || \
  13627. ((INSTANCE) == USART6))
  13628. /* Legacy defines */
  13629. #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
  13630. /****************** UART Instances : Hardware Flow control ********************/
  13631. #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13632. ((INSTANCE) == USART2) || \
  13633. ((INSTANCE) == USART3))
  13634. /******************** UART Instances : LIN mode **********************/
  13635. #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
  13636. /********************* UART Instances : Smart card mode ***********************/
  13637. #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13638. ((INSTANCE) == USART2) || \
  13639. ((INSTANCE) == USART3) || \
  13640. ((INSTANCE) == USART6))
  13641. /*********************** UART Instances : IRDA mode ***************************/
  13642. #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13643. ((INSTANCE) == USART2) || \
  13644. ((INSTANCE) == USART3) || \
  13645. ((INSTANCE) == USART6))
  13646. /*********************** PCD Instances ****************************************/
  13647. #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
  13648. /*********************** HCD Instances ****************************************/
  13649. #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
  13650. /****************************** SDIO Instances ********************************/
  13651. #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
  13652. /****************************** IWDG Instances ********************************/
  13653. #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
  13654. /****************************** WWDG Instances ********************************/
  13655. #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
  13656. /***************************** FMPI2C Instances *******************************/
  13657. #define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)
  13658. #define IS_FMPSMBUS_ALL_INSTANCE IS_FMPI2C_ALL_INSTANCE
  13659. /****************************** QSPI Instances ********************************/
  13660. #define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
  13661. /****************************** USB Instances ********************************/
  13662. #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_FS)
  13663. /****************************** USB Exported Constants ************************/
  13664. #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 12U
  13665. #define USB_OTG_FS_MAX_IN_ENDPOINTS 6U /* Including EP0 */
  13666. #define USB_OTG_FS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */
  13667. #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
  13668. /*
  13669. * @brief Specific devices reset values definitions
  13670. */
  13671. #define RCC_PLLCFGR_RST_VALUE 0x24003010U
  13672. #define RCC_PLLI2SCFGR_RST_VALUE 0x24003010U
  13673. #define RCC_MAX_FREQUENCY 100000000U /*!< Max frequency of family in Hz*/
  13674. #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */
  13675. #define RCC_MAX_FREQUENCY_SCALE2 84000000U /*!< Maximum frequency for system clock at power scale2, in Hz */
  13676. #define RCC_MAX_FREQUENCY_SCALE3 64000000U /*!< Maximum frequency for system clock at power scale3, in Hz */
  13677. #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */
  13678. #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */
  13679. #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */
  13680. #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */
  13681. #define RCC_PLLN_MIN_VALUE 50U
  13682. #define RCC_PLLN_MAX_VALUE 432U
  13683. #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */
  13684. #define FLASH_SCALE1_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */
  13685. #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */
  13686. #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */
  13687. #define FLASH_SCALE2_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */
  13688. #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */
  13689. #define FLASH_SCALE3_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */
  13690. /******************************************************************************/
  13691. /* For a painless codes migration between the STM32F4xx device product */
  13692. /* lines, the aliases defined below are put in place to overcome the */
  13693. /* differences in the interrupt handlers and IRQn definitions. */
  13694. /* No need to update developed interrupt code when moving across */
  13695. /* product lines within the same STM32F4 Family */
  13696. /******************************************************************************/
  13697. /* Aliases for __IRQn */
  13698. #define FMC_IRQn FSMC_IRQn
  13699. /* Aliases for __IRQHandler */
  13700. #define FMC_IRQHandler FSMC_IRQHandler
  13701. /**
  13702. * @}
  13703. */
  13704. /**
  13705. * @}
  13706. */
  13707. /**
  13708. * @}
  13709. */
  13710. #ifdef __cplusplus
  13711. }
  13712. #endif /* __cplusplus */
  13713. #endif /* __STM32F412Rx_H */
  13714. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/