stm32f405xx.h 1.2 MB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771107721077310774107751077610777107781077910780107811078210783107841078510786107871078810789107901079110792107931079410795107961079710798107991080010801108021080310804108051080610807108081080910810108111081210813108141081510816108171081810819108201082110822108231082410825108261082710828108291083010831108321083310834108351083610837108381083910840108411084210843108441084510846108471084810849108501085110852108531085410855108561085710858108591086010861108621086310864108651086610867108681086910870108711087210873108741087510876108771087810879108801088110882108831088410885108861088710888108891089010891108921089310894108951089610897108981089910900109011090210903109041090510906109071090810909109101091110912109131091410915109161091710918109191092010921109221092310924109251092610927109281092910930109311093210933109341093510936109371093810939109401094110942109431094410945109461094710948109491095010951109521095310954109551095610957109581095910960109611096210963109641096510966109671096810969109701097110972109731097410975109761097710978109791098010981109821098310984109851098610987109881098910990109911099210993109941099510996109971099810999110001100111002110031100411005110061100711008110091101011011110121101311014110151101611017110181101911020110211102211023110241102511026110271102811029110301103111032110331103411035110361103711038110391104011041110421104311044110451104611047110481104911050110511105211053110541105511056110571105811059110601106111062110631106411065110661106711068110691107011071110721107311074110751107611077110781107911080110811108211083110841108511086110871108811089110901109111092110931109411095110961109711098110991110011101111021110311104111051110611107111081110911110111111111211113111141111511116111171111811119111201112111122111231112411125111261112711128111291113011131111321113311134111351113611137111381113911140111411114211143111441114511146111471114811149111501115111152111531115411155111561115711158111591116011161111621116311164111651116611167111681116911170111711117211173111741117511176111771117811179111801118111182111831118411185111861118711188111891119011191111921119311194111951119611197111981119911200112011120211203112041120511206112071120811209112101121111212112131121411215112161121711218112191122011221112221122311224112251122611227112281122911230112311123211233112341123511236112371123811239112401124111242112431124411245112461124711248112491125011251112521125311254112551125611257112581125911260112611126211263112641126511266112671126811269112701127111272112731127411275112761127711278112791128011281112821128311284112851128611287112881128911290112911129211293112941129511296112971129811299113001130111302113031130411305113061130711308113091131011311113121131311314113151131611317113181131911320113211132211323113241132511326113271132811329113301133111332113331133411335113361133711338113391134011341113421134311344113451134611347113481134911350113511135211353113541135511356113571135811359113601136111362113631136411365113661136711368113691137011371113721137311374113751137611377113781137911380113811138211383113841138511386113871138811389113901139111392113931139411395113961139711398113991140011401114021140311404114051140611407114081140911410114111141211413114141141511416114171141811419114201142111422114231142411425114261142711428114291143011431114321143311434114351143611437114381143911440114411144211443114441144511446114471144811449114501145111452114531145411455114561145711458114591146011461114621146311464114651146611467114681146911470114711147211473114741147511476114771147811479114801148111482114831148411485114861148711488114891149011491114921149311494114951149611497114981149911500115011150211503115041150511506115071150811509115101151111512115131151411515115161151711518115191152011521115221152311524115251152611527115281152911530115311153211533115341153511536115371153811539115401154111542115431154411545115461154711548115491155011551115521155311554115551155611557115581155911560115611156211563115641156511566115671156811569115701157111572115731157411575115761157711578115791158011581115821158311584115851158611587115881158911590115911159211593115941159511596115971159811599116001160111602116031160411605116061160711608116091161011611116121161311614116151161611617116181161911620116211162211623116241162511626116271162811629116301163111632116331163411635116361163711638116391164011641116421164311644116451164611647116481164911650116511165211653116541165511656116571165811659116601166111662116631166411665116661166711668116691167011671116721167311674116751167611677116781167911680116811168211683116841168511686116871168811689116901169111692116931169411695116961169711698116991170011701117021170311704117051170611707117081170911710117111171211713117141171511716117171171811719117201172111722117231172411725117261172711728117291173011731117321173311734117351173611737117381173911740117411174211743117441174511746117471174811749117501175111752117531175411755117561175711758117591176011761117621176311764117651176611767117681176911770117711177211773117741177511776117771177811779117801178111782117831178411785117861178711788117891179011791117921179311794117951179611797117981179911800118011180211803118041180511806118071180811809118101181111812118131181411815118161181711818118191182011821118221182311824118251182611827118281182911830118311183211833118341183511836118371183811839118401184111842118431184411845118461184711848118491185011851118521185311854118551185611857118581185911860118611186211863118641186511866118671186811869118701187111872118731187411875118761187711878118791188011881118821188311884118851188611887118881188911890118911189211893118941189511896118971189811899119001190111902119031190411905119061190711908119091191011911119121191311914119151191611917119181191911920119211192211923119241192511926119271192811929119301193111932119331193411935119361193711938119391194011941119421194311944119451194611947119481194911950119511195211953119541195511956119571195811959119601196111962119631196411965119661196711968119691197011971119721197311974119751197611977119781197911980119811198211983119841198511986119871198811989119901199111992119931199411995119961199711998119991200012001120021200312004120051200612007120081200912010120111201212013120141201512016120171201812019120201202112022120231202412025120261202712028120291203012031120321203312034120351203612037120381203912040120411204212043120441204512046120471204812049120501205112052120531205412055120561205712058120591206012061120621206312064120651206612067120681206912070120711207212073120741207512076120771207812079120801208112082120831208412085120861208712088120891209012091120921209312094120951209612097120981209912100121011210212103121041210512106121071210812109121101211112112121131211412115121161211712118121191212012121121221212312124121251212612127121281212912130121311213212133121341213512136121371213812139121401214112142121431214412145121461214712148121491215012151121521215312154121551215612157121581215912160121611216212163121641216512166121671216812169121701217112172121731217412175121761217712178121791218012181121821218312184121851218612187121881218912190121911219212193121941219512196121971219812199122001220112202122031220412205122061220712208122091221012211122121221312214122151221612217122181221912220122211222212223122241222512226122271222812229122301223112232122331223412235122361223712238122391224012241122421224312244122451224612247122481224912250122511225212253122541225512256122571225812259122601226112262122631226412265122661226712268122691227012271122721227312274122751227612277122781227912280122811228212283122841228512286122871228812289122901229112292122931229412295122961229712298122991230012301123021230312304123051230612307123081230912310123111231212313123141231512316123171231812319123201232112322123231232412325123261232712328123291233012331123321233312334123351233612337123381233912340123411234212343123441234512346123471234812349123501235112352123531235412355123561235712358123591236012361123621236312364123651236612367123681236912370123711237212373123741237512376123771237812379123801238112382123831238412385123861238712388123891239012391123921239312394123951239612397123981239912400124011240212403124041240512406124071240812409124101241112412124131241412415124161241712418124191242012421124221242312424124251242612427124281242912430124311243212433124341243512436124371243812439124401244112442124431244412445124461244712448124491245012451124521245312454124551245612457124581245912460124611246212463124641246512466124671246812469124701247112472124731247412475124761247712478124791248012481124821248312484124851248612487124881248912490124911249212493124941249512496124971249812499125001250112502125031250412505125061250712508125091251012511125121251312514125151251612517125181251912520125211252212523125241252512526125271252812529125301253112532125331253412535125361253712538125391254012541125421254312544125451254612547125481254912550125511255212553125541255512556125571255812559125601256112562125631256412565125661256712568125691257012571125721257312574125751257612577125781257912580125811258212583125841258512586125871258812589125901259112592125931259412595125961259712598125991260012601126021260312604126051260612607126081260912610126111261212613126141261512616126171261812619126201262112622126231262412625126261262712628126291263012631126321263312634126351263612637126381263912640126411264212643126441264512646126471264812649126501265112652126531265412655126561265712658126591266012661126621266312664126651266612667126681266912670126711267212673126741267512676126771267812679126801268112682126831268412685126861268712688126891269012691126921269312694126951269612697126981269912700127011270212703127041270512706127071270812709127101271112712127131271412715127161271712718127191272012721127221272312724127251272612727127281272912730127311273212733127341273512736127371273812739127401274112742127431274412745127461274712748127491275012751127521275312754127551275612757127581275912760127611276212763127641276512766127671276812769127701277112772127731277412775127761277712778127791278012781127821278312784127851278612787127881278912790127911279212793127941279512796127971279812799128001280112802128031280412805128061280712808128091281012811128121281312814128151281612817128181281912820128211282212823128241282512826128271282812829128301283112832128331283412835128361283712838128391284012841128421284312844128451284612847128481284912850128511285212853128541285512856128571285812859128601286112862128631286412865128661286712868128691287012871128721287312874128751287612877128781287912880128811288212883128841288512886128871288812889128901289112892128931289412895128961289712898128991290012901129021290312904129051290612907129081290912910129111291212913129141291512916129171291812919129201292112922129231292412925129261292712928129291293012931129321293312934129351293612937129381293912940129411294212943129441294512946129471294812949129501295112952129531295412955129561295712958129591296012961129621296312964129651296612967129681296912970129711297212973129741297512976129771297812979129801298112982129831298412985129861298712988129891299012991129921299312994129951299612997129981299913000130011300213003130041300513006130071300813009130101301113012130131301413015130161301713018130191302013021130221302313024130251302613027130281302913030130311303213033130341303513036130371303813039130401304113042130431304413045130461304713048130491305013051130521305313054130551305613057130581305913060130611306213063130641306513066130671306813069130701307113072130731307413075130761307713078130791308013081130821308313084130851308613087130881308913090130911309213093130941309513096130971309813099131001310113102131031310413105131061310713108131091311013111131121311313114131151311613117131181311913120131211312213123131241312513126131271312813129131301313113132131331313413135131361313713138131391314013141131421314313144131451314613147131481314913150131511315213153131541315513156131571315813159131601316113162131631316413165131661316713168131691317013171131721317313174131751317613177131781317913180131811318213183131841318513186131871318813189131901319113192131931319413195131961319713198131991320013201132021320313204132051320613207132081320913210132111321213213132141321513216132171321813219132201322113222132231322413225132261322713228132291323013231132321323313234132351323613237132381323913240132411324213243132441324513246132471324813249132501325113252132531325413255132561325713258132591326013261132621326313264132651326613267132681326913270132711327213273132741327513276132771327813279132801328113282132831328413285132861328713288132891329013291132921329313294132951329613297132981329913300133011330213303133041330513306133071330813309133101331113312133131331413315133161331713318133191332013321133221332313324133251332613327133281332913330133311333213333133341333513336133371333813339133401334113342133431334413345133461334713348133491335013351133521335313354133551335613357133581335913360133611336213363133641336513366133671336813369133701337113372133731337413375133761337713378133791338013381133821338313384133851338613387133881338913390133911339213393133941339513396133971339813399134001340113402134031340413405134061340713408134091341013411134121341313414134151341613417134181341913420134211342213423134241342513426134271342813429134301343113432134331343413435134361343713438134391344013441134421344313444134451344613447134481344913450134511345213453134541345513456134571345813459134601346113462134631346413465134661346713468134691347013471134721347313474134751347613477134781347913480134811348213483134841348513486134871348813489134901349113492134931349413495134961349713498134991350013501135021350313504135051350613507135081350913510135111351213513135141351513516135171351813519135201352113522135231352413525135261352713528135291353013531135321353313534135351353613537135381353913540135411354213543135441354513546135471354813549135501355113552135531355413555135561355713558135591356013561135621356313564135651356613567135681356913570135711357213573135741357513576135771357813579135801358113582135831358413585135861358713588135891359013591135921359313594135951359613597135981359913600136011360213603136041360513606136071360813609136101361113612136131361413615136161361713618136191362013621136221362313624136251362613627136281362913630136311363213633136341363513636136371363813639136401364113642136431364413645136461364713648136491365013651136521365313654136551365613657136581365913660136611366213663136641366513666136671366813669136701367113672136731367413675136761367713678136791368013681136821368313684136851368613687136881368913690136911369213693136941369513696136971369813699137001370113702137031370413705137061370713708137091371013711137121371313714137151371613717137181371913720137211372213723137241372513726137271372813729137301373113732137331373413735137361373713738137391374013741137421374313744137451374613747137481374913750137511375213753137541375513756137571375813759137601376113762137631376413765137661376713768137691377013771137721377313774137751377613777137781377913780137811378213783137841378513786137871378813789137901379113792137931379413795137961379713798137991380013801138021380313804138051380613807138081380913810138111381213813138141381513816138171381813819138201382113822138231382413825138261382713828138291383013831138321383313834138351383613837138381383913840138411384213843138441384513846138471384813849138501385113852138531385413855138561385713858138591386013861138621386313864138651386613867138681386913870138711387213873138741387513876138771387813879138801388113882138831388413885138861388713888138891389013891138921389313894138951389613897138981389913900139011390213903139041390513906139071390813909139101391113912139131391413915139161391713918139191392013921139221392313924139251392613927139281392913930139311393213933139341393513936139371393813939139401394113942139431394413945139461394713948139491395013951139521395313954139551395613957139581395913960139611396213963139641396513966139671396813969139701397113972139731397413975139761397713978139791398013981139821398313984139851398613987139881398913990139911399213993139941399513996139971399813999140001400114002140031400414005140061400714008140091401014011140121401314014140151401614017140181401914020140211402214023140241402514026140271402814029140301403114032140331403414035140361403714038140391404014041140421404314044140451404614047140481404914050140511405214053140541405514056140571405814059140601406114062140631406414065140661406714068140691407014071140721407314074140751407614077140781407914080140811408214083140841408514086140871408814089140901409114092140931409414095140961409714098140991410014101141021410314104141051410614107141081410914110141111411214113141141411514116141171411814119141201412114122141231412414125141261412714128141291413014131141321413314134141351413614137141381413914140141411414214143141441414514146141471414814149141501415114152141531415414155141561415714158141591416014161141621416314164141651416614167141681416914170141711417214173141741417514176141771417814179141801418114182141831418414185141861418714188141891419014191141921419314194141951419614197141981419914200142011420214203142041420514206142071420814209142101421114212142131421414215142161421714218142191422014221142221422314224142251422614227142281422914230142311423214233142341423514236142371423814239142401424114242142431424414245142461424714248142491425014251142521425314254142551425614257142581425914260142611426214263142641426514266142671426814269142701427114272142731427414275142761427714278142791428014281142821428314284142851428614287142881428914290142911429214293142941429514296142971429814299143001430114302143031430414305143061430714308143091431014311143121431314314143151431614317143181431914320143211432214323
  1. /**
  2. ******************************************************************************
  3. * @file stm32f405xx.h
  4. * @author MCD Application Team
  5. * @brief CMSIS STM32F405xx Device Peripheral Access Layer Header File.
  6. *
  7. * This file contains:
  8. * - Data structures and the address mapping for all peripherals
  9. * - peripherals registers declarations and bits definition
  10. * - Macros to access peripheral’s registers hardware
  11. *
  12. ******************************************************************************
  13. * @attention
  14. *
  15. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  16. *
  17. * Redistribution and use in source and binary forms, with or without modification,
  18. * are permitted provided that the following conditions are met:
  19. * 1. Redistributions of source code must retain the above copyright notice,
  20. * this list of conditions and the following disclaimer.
  21. * 2. Redistributions in binary form must reproduce the above copyright notice,
  22. * this list of conditions and the following disclaimer in the documentation
  23. * and/or other materials provided with the distribution.
  24. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  25. * may be used to endorse or promote products derived from this software
  26. * without specific prior written permission.
  27. *
  28. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  31. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  32. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38. *
  39. ******************************************************************************
  40. */
  41. /** @addtogroup CMSIS_Device
  42. * @{
  43. */
  44. /** @addtogroup stm32f405xx
  45. * @{
  46. */
  47. #ifndef __STM32F405xx_H
  48. #define __STM32F405xx_H
  49. #ifdef __cplusplus
  50. extern "C" {
  51. #endif /* __cplusplus */
  52. /** @addtogroup Configuration_section_for_CMSIS
  53. * @{
  54. */
  55. /**
  56. * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
  57. */
  58. #define __CM4_REV 0x0001U /*!< Core revision r0p1 */
  59. #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */
  60. #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */
  61. #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
  62. #define __FPU_PRESENT 1U /*!< FPU present */
  63. /**
  64. * @}
  65. */
  66. /** @addtogroup Peripheral_interrupt_number_definition
  67. * @{
  68. */
  69. /**
  70. * @brief STM32F4XX Interrupt Number Definition, according to the selected device
  71. * in @ref Library_configuration_section
  72. */
  73. typedef enum
  74. {
  75. /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
  76. NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
  77. MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
  78. BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
  79. UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
  80. SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
  81. DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
  82. PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
  83. SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
  84. /****** STM32 specific Interrupt Numbers **********************************************************************/
  85. WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
  86. PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
  87. TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
  88. RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
  89. FLASH_IRQn = 4, /*!< FLASH global Interrupt */
  90. RCC_IRQn = 5, /*!< RCC global Interrupt */
  91. EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
  92. EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
  93. EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
  94. EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
  95. EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
  96. DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
  97. DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
  98. DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
  99. DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
  100. DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
  101. DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
  102. DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
  103. ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
  104. CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
  105. CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
  106. CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
  107. CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
  108. EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
  109. TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
  110. TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
  111. TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
  112. TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
  113. TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
  114. TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
  115. TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
  116. I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
  117. I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
  118. I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
  119. I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
  120. SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
  121. SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
  122. USART1_IRQn = 37, /*!< USART1 global Interrupt */
  123. USART2_IRQn = 38, /*!< USART2 global Interrupt */
  124. USART3_IRQn = 39, /*!< USART3 global Interrupt */
  125. EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
  126. RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
  127. OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
  128. TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
  129. TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
  130. TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
  131. TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
  132. DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
  133. FSMC_IRQn = 48, /*!< FSMC global Interrupt */
  134. SDIO_IRQn = 49, /*!< SDIO global Interrupt */
  135. TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
  136. SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
  137. UART4_IRQn = 52, /*!< UART4 global Interrupt */
  138. UART5_IRQn = 53, /*!< UART5 global Interrupt */
  139. TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
  140. TIM7_IRQn = 55, /*!< TIM7 global interrupt */
  141. DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
  142. DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
  143. DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
  144. DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
  145. DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
  146. CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
  147. CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
  148. CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
  149. CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
  150. OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
  151. DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
  152. DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
  153. DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
  154. USART6_IRQn = 71, /*!< USART6 global interrupt */
  155. I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
  156. I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
  157. OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
  158. OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
  159. OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
  160. OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
  161. RNG_IRQn = 80, /*!< RNG global Interrupt */
  162. FPU_IRQn = 81 /*!< FPU global interrupt */
  163. } IRQn_Type;
  164. /* Legacy define */
  165. #define HASH_RNG_IRQn RNG_IRQn
  166. /**
  167. * @}
  168. */
  169. #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
  170. #include "system_stm32f4xx.h"
  171. #include <stdint.h>
  172. /** @addtogroup Peripheral_registers_structures
  173. * @{
  174. */
  175. /**
  176. * @brief Analog to Digital Converter
  177. */
  178. typedef struct
  179. {
  180. __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
  181. __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
  182. __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
  183. __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
  184. __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
  185. __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
  186. __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
  187. __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
  188. __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
  189. __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
  190. __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
  191. __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
  192. __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
  193. __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
  194. __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
  195. __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
  196. __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
  197. __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
  198. __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
  199. __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
  200. } ADC_TypeDef;
  201. typedef struct
  202. {
  203. __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
  204. __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
  205. __IO uint32_t CDR; /*!< ADC common regular data register for dual
  206. AND triple modes, Address offset: ADC1 base address + 0x308 */
  207. } ADC_Common_TypeDef;
  208. /**
  209. * @brief Controller Area Network TxMailBox
  210. */
  211. typedef struct
  212. {
  213. __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
  214. __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
  215. __IO uint32_t TDLR; /*!< CAN mailbox data low register */
  216. __IO uint32_t TDHR; /*!< CAN mailbox data high register */
  217. } CAN_TxMailBox_TypeDef;
  218. /**
  219. * @brief Controller Area Network FIFOMailBox
  220. */
  221. typedef struct
  222. {
  223. __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
  224. __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
  225. __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
  226. __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
  227. } CAN_FIFOMailBox_TypeDef;
  228. /**
  229. * @brief Controller Area Network FilterRegister
  230. */
  231. typedef struct
  232. {
  233. __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
  234. __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
  235. } CAN_FilterRegister_TypeDef;
  236. /**
  237. * @brief Controller Area Network
  238. */
  239. typedef struct
  240. {
  241. __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
  242. __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
  243. __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
  244. __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
  245. __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
  246. __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
  247. __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
  248. __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
  249. uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
  250. CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
  251. CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
  252. uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
  253. __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
  254. __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
  255. uint32_t RESERVED2; /*!< Reserved, 0x208 */
  256. __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
  257. uint32_t RESERVED3; /*!< Reserved, 0x210 */
  258. __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
  259. uint32_t RESERVED4; /*!< Reserved, 0x218 */
  260. __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
  261. uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
  262. CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
  263. } CAN_TypeDef;
  264. /**
  265. * @brief CRC calculation unit
  266. */
  267. typedef struct
  268. {
  269. __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
  270. __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
  271. uint8_t RESERVED0; /*!< Reserved, 0x05 */
  272. uint16_t RESERVED1; /*!< Reserved, 0x06 */
  273. __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
  274. } CRC_TypeDef;
  275. /**
  276. * @brief Digital to Analog Converter
  277. */
  278. typedef struct
  279. {
  280. __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
  281. __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
  282. __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
  283. __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
  284. __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
  285. __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
  286. __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
  287. __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
  288. __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
  289. __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
  290. __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
  291. __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
  292. __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
  293. __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
  294. } DAC_TypeDef;
  295. /**
  296. * @brief Debug MCU
  297. */
  298. typedef struct
  299. {
  300. __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
  301. __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
  302. __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
  303. __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
  304. }DBGMCU_TypeDef;
  305. /**
  306. * @brief DMA Controller
  307. */
  308. typedef struct
  309. {
  310. __IO uint32_t CR; /*!< DMA stream x configuration register */
  311. __IO uint32_t NDTR; /*!< DMA stream x number of data register */
  312. __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
  313. __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
  314. __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
  315. __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
  316. } DMA_Stream_TypeDef;
  317. typedef struct
  318. {
  319. __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
  320. __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
  321. __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
  322. __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
  323. } DMA_TypeDef;
  324. /**
  325. * @brief External Interrupt/Event Controller
  326. */
  327. typedef struct
  328. {
  329. __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
  330. __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
  331. __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
  332. __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
  333. __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
  334. __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
  335. } EXTI_TypeDef;
  336. /**
  337. * @brief FLASH Registers
  338. */
  339. typedef struct
  340. {
  341. __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
  342. __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
  343. __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
  344. __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
  345. __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
  346. __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
  347. __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
  348. } FLASH_TypeDef;
  349. /**
  350. * @brief Flexible Static Memory Controller
  351. */
  352. typedef struct
  353. {
  354. __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
  355. } FSMC_Bank1_TypeDef;
  356. /**
  357. * @brief Flexible Static Memory Controller Bank1E
  358. */
  359. typedef struct
  360. {
  361. __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
  362. } FSMC_Bank1E_TypeDef;
  363. /**
  364. * @brief Flexible Static Memory Controller Bank2
  365. */
  366. typedef struct
  367. {
  368. __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */
  369. __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */
  370. __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */
  371. __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
  372. uint32_t RESERVED0; /*!< Reserved, 0x70 */
  373. __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
  374. uint32_t RESERVED1; /*!< Reserved, 0x78 */
  375. uint32_t RESERVED2; /*!< Reserved, 0x7C */
  376. __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */
  377. __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */
  378. __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */
  379. __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
  380. uint32_t RESERVED3; /*!< Reserved, 0x90 */
  381. __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
  382. } FSMC_Bank2_3_TypeDef;
  383. /**
  384. * @brief Flexible Static Memory Controller Bank4
  385. */
  386. typedef struct
  387. {
  388. __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */
  389. __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */
  390. __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */
  391. __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */
  392. __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */
  393. } FSMC_Bank4_TypeDef;
  394. /**
  395. * @brief General Purpose I/O
  396. */
  397. typedef struct
  398. {
  399. __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
  400. __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
  401. __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
  402. __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
  403. __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
  404. __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
  405. __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
  406. __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
  407. __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
  408. } GPIO_TypeDef;
  409. /**
  410. * @brief System configuration controller
  411. */
  412. typedef struct
  413. {
  414. __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
  415. __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
  416. __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
  417. uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
  418. __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
  419. } SYSCFG_TypeDef;
  420. /**
  421. * @brief Inter-integrated Circuit Interface
  422. */
  423. typedef struct
  424. {
  425. __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
  426. __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
  427. __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
  428. __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
  429. __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
  430. __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
  431. __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
  432. __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
  433. __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
  434. } I2C_TypeDef;
  435. /**
  436. * @brief Independent WATCHDOG
  437. */
  438. typedef struct
  439. {
  440. __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
  441. __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
  442. __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
  443. __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
  444. } IWDG_TypeDef;
  445. /**
  446. * @brief Power Control
  447. */
  448. typedef struct
  449. {
  450. __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
  451. __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
  452. } PWR_TypeDef;
  453. /**
  454. * @brief Reset and Clock Control
  455. */
  456. typedef struct
  457. {
  458. __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
  459. __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
  460. __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
  461. __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
  462. __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
  463. __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
  464. __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
  465. uint32_t RESERVED0; /*!< Reserved, 0x1C */
  466. __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
  467. __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
  468. uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
  469. __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
  470. __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
  471. __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
  472. uint32_t RESERVED2; /*!< Reserved, 0x3C */
  473. __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
  474. __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
  475. uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
  476. __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
  477. __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
  478. __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
  479. uint32_t RESERVED4; /*!< Reserved, 0x5C */
  480. __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
  481. __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
  482. uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
  483. __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
  484. __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
  485. uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
  486. __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
  487. __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
  488. } RCC_TypeDef;
  489. /**
  490. * @brief Real-Time Clock
  491. */
  492. typedef struct
  493. {
  494. __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
  495. __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
  496. __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
  497. __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
  498. __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
  499. __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
  500. __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
  501. __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
  502. __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
  503. __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
  504. __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
  505. __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
  506. __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
  507. __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
  508. __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
  509. __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
  510. __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
  511. __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
  512. __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
  513. uint32_t RESERVED7; /*!< Reserved, 0x4C */
  514. __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
  515. __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
  516. __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
  517. __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
  518. __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
  519. __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
  520. __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
  521. __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
  522. __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
  523. __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
  524. __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
  525. __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
  526. __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
  527. __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
  528. __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
  529. __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
  530. __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
  531. __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
  532. __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
  533. __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
  534. } RTC_TypeDef;
  535. /**
  536. * @brief SD host Interface
  537. */
  538. typedef struct
  539. {
  540. __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
  541. __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
  542. __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
  543. __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
  544. __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
  545. __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
  546. __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
  547. __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
  548. __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
  549. __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
  550. __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
  551. __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
  552. __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
  553. __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
  554. __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
  555. __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
  556. uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
  557. __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
  558. uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
  559. __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
  560. } SDIO_TypeDef;
  561. /**
  562. * @brief Serial Peripheral Interface
  563. */
  564. typedef struct
  565. {
  566. __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
  567. __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
  568. __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
  569. __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
  570. __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
  571. __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
  572. __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
  573. __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
  574. __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
  575. } SPI_TypeDef;
  576. /**
  577. * @brief TIM
  578. */
  579. typedef struct
  580. {
  581. __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
  582. __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
  583. __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
  584. __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
  585. __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
  586. __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
  587. __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
  588. __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
  589. __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
  590. __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
  591. __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
  592. __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
  593. __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
  594. __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
  595. __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
  596. __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
  597. __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
  598. __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
  599. __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
  600. __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
  601. __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
  602. } TIM_TypeDef;
  603. /**
  604. * @brief Universal Synchronous Asynchronous Receiver Transmitter
  605. */
  606. typedef struct
  607. {
  608. __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
  609. __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
  610. __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
  611. __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
  612. __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
  613. __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
  614. __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
  615. } USART_TypeDef;
  616. /**
  617. * @brief Window WATCHDOG
  618. */
  619. typedef struct
  620. {
  621. __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
  622. __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
  623. __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
  624. } WWDG_TypeDef;
  625. /**
  626. * @brief RNG
  627. */
  628. typedef struct
  629. {
  630. __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
  631. __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
  632. __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
  633. } RNG_TypeDef;
  634. /**
  635. * @brief USB_OTG_Core_Registers
  636. */
  637. typedef struct
  638. {
  639. __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
  640. __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
  641. __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
  642. __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
  643. __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
  644. __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
  645. __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
  646. __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
  647. __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
  648. __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
  649. __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
  650. __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
  651. uint32_t Reserved30[2]; /*!< Reserved 030h */
  652. __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
  653. __IO uint32_t CID; /*!< User ID Register 03Ch */
  654. uint32_t Reserved40[48]; /*!< Reserved 0x40-0xFF */
  655. __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
  656. __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
  657. } USB_OTG_GlobalTypeDef;
  658. /**
  659. * @brief USB_OTG_device_Registers
  660. */
  661. typedef struct
  662. {
  663. __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
  664. __IO uint32_t DCTL; /*!< dev Control Register 804h */
  665. __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
  666. uint32_t Reserved0C; /*!< Reserved 80Ch */
  667. __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
  668. __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
  669. __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
  670. __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
  671. uint32_t Reserved20; /*!< Reserved 820h */
  672. uint32_t Reserved9; /*!< Reserved 824h */
  673. __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
  674. __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
  675. __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
  676. __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
  677. __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
  678. __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
  679. uint32_t Reserved40; /*!< dedicated EP mask 840h */
  680. __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
  681. uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
  682. __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
  683. } USB_OTG_DeviceTypeDef;
  684. /**
  685. * @brief USB_OTG_IN_Endpoint-Specific_Register
  686. */
  687. typedef struct
  688. {
  689. __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
  690. uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
  691. __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
  692. uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
  693. __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
  694. __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
  695. __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
  696. uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
  697. } USB_OTG_INEndpointTypeDef;
  698. /**
  699. * @brief USB_OTG_OUT_Endpoint-Specific_Registers
  700. */
  701. typedef struct
  702. {
  703. __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
  704. uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
  705. __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
  706. uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
  707. __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
  708. __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
  709. uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
  710. } USB_OTG_OUTEndpointTypeDef;
  711. /**
  712. * @brief USB_OTG_Host_Mode_Register_Structures
  713. */
  714. typedef struct
  715. {
  716. __IO uint32_t HCFG; /*!< Host Configuration Register 400h */
  717. __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
  718. __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
  719. uint32_t Reserved40C; /*!< Reserved 40Ch */
  720. __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
  721. __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
  722. __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
  723. } USB_OTG_HostTypeDef;
  724. /**
  725. * @brief USB_OTG_Host_Channel_Specific_Registers
  726. */
  727. typedef struct
  728. {
  729. __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
  730. __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
  731. __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
  732. __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
  733. __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
  734. __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
  735. uint32_t Reserved[2]; /*!< Reserved */
  736. } USB_OTG_HostChannelTypeDef;
  737. /**
  738. * @}
  739. */
  740. /** @addtogroup Peripheral_memory_map
  741. * @{
  742. */
  743. #define FLASH_BASE 0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region */
  744. #define CCMDATARAM_BASE 0x10000000UL /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */
  745. #define SRAM1_BASE 0x20000000UL /*!< SRAM1(112 KB) base address in the alias region */
  746. #define SRAM2_BASE 0x2001C000UL /*!< SRAM2(16 KB) base address in the alias region */
  747. #define PERIPH_BASE 0x40000000UL /*!< Peripheral base address in the alias region */
  748. #define BKPSRAM_BASE 0x40024000UL /*!< Backup SRAM(4 KB) base address in the alias region */
  749. #define FSMC_R_BASE 0xA0000000UL /*!< FSMC registers base address */
  750. #define SRAM1_BB_BASE 0x22000000UL /*!< SRAM1(112 KB) base address in the bit-band region */
  751. #define SRAM2_BB_BASE 0x22380000UL /*!< SRAM2(16 KB) base address in the bit-band region */
  752. #define PERIPH_BB_BASE 0x42000000UL /*!< Peripheral base address in the bit-band region */
  753. #define BKPSRAM_BB_BASE 0x42480000UL /*!< Backup SRAM(4 KB) base address in the bit-band region */
  754. #define FLASH_END 0x080FFFFFUL /*!< FLASH end address */
  755. #define FLASH_OTP_BASE 0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */
  756. #define FLASH_OTP_END 0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */
  757. #define CCMDATARAM_END 0x1000FFFFUL /*!< CCM data RAM end address */
  758. /* Legacy defines */
  759. #define SRAM_BASE SRAM1_BASE
  760. #define SRAM_BB_BASE SRAM1_BB_BASE
  761. /*!< Peripheral memory map */
  762. #define APB1PERIPH_BASE PERIPH_BASE
  763. #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
  764. #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
  765. #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
  766. /*!< APB1 peripherals */
  767. #define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
  768. #define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
  769. #define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
  770. #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
  771. #define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
  772. #define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
  773. #define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)
  774. #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)
  775. #define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)
  776. #define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
  777. #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
  778. #define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
  779. #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL)
  780. #define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
  781. #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
  782. #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL)
  783. #define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
  784. #define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
  785. #define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
  786. #define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
  787. #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
  788. #define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
  789. #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
  790. #define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
  791. #define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
  792. #define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
  793. #define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)
  794. /*!< APB2 peripherals */
  795. #define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)
  796. #define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)
  797. #define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)
  798. #define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)
  799. #define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)
  800. #define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)
  801. #define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)
  802. #define ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL)
  803. /* Legacy define */
  804. #define ADC_BASE ADC123_COMMON_BASE
  805. #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL)
  806. #define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
  807. #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
  808. #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)
  809. #define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)
  810. #define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)
  811. #define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)
  812. /*!< AHB1 peripherals */
  813. #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
  814. #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
  815. #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
  816. #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
  817. #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)
  818. #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)
  819. #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)
  820. #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
  821. #define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)
  822. #define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
  823. #define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)
  824. #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)
  825. #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)
  826. #define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
  827. #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
  828. #define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
  829. #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
  830. #define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
  831. #define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
  832. #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
  833. #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
  834. #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)
  835. #define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
  836. #define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
  837. #define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
  838. #define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
  839. #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
  840. #define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
  841. #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
  842. #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
  843. /*!< AHB2 peripherals */
  844. #define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)
  845. /*!< FSMC Bankx registers base address */
  846. #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL)
  847. #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL)
  848. #define FSMC_Bank2_3_R_BASE (FSMC_R_BASE + 0x0060UL)
  849. #define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0UL)
  850. /*!< Debug MCU registers base address */
  851. #define DBGMCU_BASE 0xE0042000UL
  852. /*!< USB registers base address */
  853. #define USB_OTG_HS_PERIPH_BASE 0x40040000UL
  854. #define USB_OTG_FS_PERIPH_BASE 0x50000000UL
  855. #define USB_OTG_GLOBAL_BASE 0x000UL
  856. #define USB_OTG_DEVICE_BASE 0x800UL
  857. #define USB_OTG_IN_ENDPOINT_BASE 0x900UL
  858. #define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL
  859. #define USB_OTG_EP_REG_SIZE 0x20UL
  860. #define USB_OTG_HOST_BASE 0x400UL
  861. #define USB_OTG_HOST_PORT_BASE 0x440UL
  862. #define USB_OTG_HOST_CHANNEL_BASE 0x500UL
  863. #define USB_OTG_HOST_CHANNEL_SIZE 0x20UL
  864. #define USB_OTG_PCGCCTL_BASE 0xE00UL
  865. #define USB_OTG_FIFO_BASE 0x1000UL
  866. #define USB_OTG_FIFO_SIZE 0x1000UL
  867. #define UID_BASE 0x1FFF7A10UL /*!< Unique device ID register base address */
  868. #define FLASHSIZE_BASE 0x1FFF7A22UL /*!< FLASH Size register base address */
  869. #define PACKAGE_BASE 0x1FFF7BF0UL /*!< Package size register base address */
  870. /**
  871. * @}
  872. */
  873. /** @addtogroup Peripheral_declaration
  874. * @{
  875. */
  876. #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
  877. #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
  878. #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
  879. #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
  880. #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
  881. #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
  882. #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
  883. #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
  884. #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
  885. #define RTC ((RTC_TypeDef *) RTC_BASE)
  886. #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
  887. #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
  888. #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
  889. #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
  890. #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
  891. #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
  892. #define USART2 ((USART_TypeDef *) USART2_BASE)
  893. #define USART3 ((USART_TypeDef *) USART3_BASE)
  894. #define UART4 ((USART_TypeDef *) UART4_BASE)
  895. #define UART5 ((USART_TypeDef *) UART5_BASE)
  896. #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
  897. #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
  898. #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
  899. #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
  900. #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
  901. #define PWR ((PWR_TypeDef *) PWR_BASE)
  902. #define DAC1 ((DAC_TypeDef *) DAC_BASE)
  903. #define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
  904. #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
  905. #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
  906. #define USART1 ((USART_TypeDef *) USART1_BASE)
  907. #define USART6 ((USART_TypeDef *) USART6_BASE)
  908. #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
  909. #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
  910. #define ADC3 ((ADC_TypeDef *) ADC3_BASE)
  911. #define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)
  912. /* Legacy define */
  913. #define ADC ADC123_COMMON
  914. #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
  915. #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
  916. #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
  917. #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
  918. #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
  919. #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
  920. #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
  921. #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
  922. #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
  923. #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
  924. #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
  925. #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
  926. #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
  927. #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
  928. #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
  929. #define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
  930. #define CRC ((CRC_TypeDef *) CRC_BASE)
  931. #define RCC ((RCC_TypeDef *) RCC_BASE)
  932. #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
  933. #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
  934. #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
  935. #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
  936. #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
  937. #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
  938. #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
  939. #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
  940. #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
  941. #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
  942. #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
  943. #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
  944. #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
  945. #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
  946. #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
  947. #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
  948. #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
  949. #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
  950. #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
  951. #define RNG ((RNG_TypeDef *) RNG_BASE)
  952. #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
  953. #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
  954. #define FSMC_Bank2_3 ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE)
  955. #define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
  956. #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
  957. #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
  958. #define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
  959. /**
  960. * @}
  961. */
  962. /** @addtogroup Exported_constants
  963. * @{
  964. */
  965. /** @addtogroup Peripheral_Registers_Bits_Definition
  966. * @{
  967. */
  968. /******************************************************************************/
  969. /* Peripheral Registers_Bits_Definition */
  970. /******************************************************************************/
  971. /******************************************************************************/
  972. /* */
  973. /* Analog to Digital Converter */
  974. /* */
  975. /******************************************************************************/
  976. /*
  977. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  978. */
  979. #define ADC_MULTIMODE_SUPPORT /*!<ADC Multimode feature available on specific devices */
  980. /******************** Bit definition for ADC_SR register ********************/
  981. #define ADC_SR_AWD_Pos (0U)
  982. #define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) /*!< 0x00000001 */
  983. #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */
  984. #define ADC_SR_EOC_Pos (1U)
  985. #define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) /*!< 0x00000002 */
  986. #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */
  987. #define ADC_SR_JEOC_Pos (2U)
  988. #define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) /*!< 0x00000004 */
  989. #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */
  990. #define ADC_SR_JSTRT_Pos (3U)
  991. #define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
  992. #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */
  993. #define ADC_SR_STRT_Pos (4U)
  994. #define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) /*!< 0x00000010 */
  995. #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */
  996. #define ADC_SR_OVR_Pos (5U)
  997. #define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) /*!< 0x00000020 */
  998. #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */
  999. /******************* Bit definition for ADC_CR1 register ********************/
  1000. #define ADC_CR1_AWDCH_Pos (0U)
  1001. #define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
  1002. #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
  1003. #define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
  1004. #define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
  1005. #define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
  1006. #define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
  1007. #define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
  1008. #define ADC_CR1_EOCIE_Pos (5U)
  1009. #define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */
  1010. #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */
  1011. #define ADC_CR1_AWDIE_Pos (6U)
  1012. #define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
  1013. #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */
  1014. #define ADC_CR1_JEOCIE_Pos (7U)
  1015. #define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */
  1016. #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */
  1017. #define ADC_CR1_SCAN_Pos (8U)
  1018. #define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
  1019. #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */
  1020. #define ADC_CR1_AWDSGL_Pos (9U)
  1021. #define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
  1022. #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */
  1023. #define ADC_CR1_JAUTO_Pos (10U)
  1024. #define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
  1025. #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */
  1026. #define ADC_CR1_DISCEN_Pos (11U)
  1027. #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
  1028. #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */
  1029. #define ADC_CR1_JDISCEN_Pos (12U)
  1030. #define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
  1031. #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */
  1032. #define ADC_CR1_DISCNUM_Pos (13U)
  1033. #define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
  1034. #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
  1035. #define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
  1036. #define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
  1037. #define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
  1038. #define ADC_CR1_JAWDEN_Pos (22U)
  1039. #define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
  1040. #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */
  1041. #define ADC_CR1_AWDEN_Pos (23U)
  1042. #define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
  1043. #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */
  1044. #define ADC_CR1_RES_Pos (24U)
  1045. #define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) /*!< 0x03000000 */
  1046. #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */
  1047. #define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) /*!< 0x01000000 */
  1048. #define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) /*!< 0x02000000 */
  1049. #define ADC_CR1_OVRIE_Pos (26U)
  1050. #define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */
  1051. #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */
  1052. /******************* Bit definition for ADC_CR2 register ********************/
  1053. #define ADC_CR2_ADON_Pos (0U)
  1054. #define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
  1055. #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */
  1056. #define ADC_CR2_CONT_Pos (1U)
  1057. #define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
  1058. #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */
  1059. #define ADC_CR2_DMA_Pos (8U)
  1060. #define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
  1061. #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */
  1062. #define ADC_CR2_DDS_Pos (9U)
  1063. #define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) /*!< 0x00000200 */
  1064. #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */
  1065. #define ADC_CR2_EOCS_Pos (10U)
  1066. #define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */
  1067. #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */
  1068. #define ADC_CR2_ALIGN_Pos (11U)
  1069. #define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
  1070. #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */
  1071. #define ADC_CR2_JEXTSEL_Pos (16U)
  1072. #define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */
  1073. #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */
  1074. #define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */
  1075. #define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */
  1076. #define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */
  1077. #define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */
  1078. #define ADC_CR2_JEXTEN_Pos (20U)
  1079. #define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */
  1080. #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
  1081. #define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */
  1082. #define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */
  1083. #define ADC_CR2_JSWSTART_Pos (22U)
  1084. #define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */
  1085. #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */
  1086. #define ADC_CR2_EXTSEL_Pos (24U)
  1087. #define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */
  1088. #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
  1089. #define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */
  1090. #define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */
  1091. #define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */
  1092. #define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */
  1093. #define ADC_CR2_EXTEN_Pos (28U)
  1094. #define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */
  1095. #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
  1096. #define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */
  1097. #define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */
  1098. #define ADC_CR2_SWSTART_Pos (30U)
  1099. #define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */
  1100. #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */
  1101. /****************** Bit definition for ADC_SMPR1 register *******************/
  1102. #define ADC_SMPR1_SMP10_Pos (0U)
  1103. #define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
  1104. #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
  1105. #define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
  1106. #define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
  1107. #define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
  1108. #define ADC_SMPR1_SMP11_Pos (3U)
  1109. #define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
  1110. #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
  1111. #define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
  1112. #define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
  1113. #define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
  1114. #define ADC_SMPR1_SMP12_Pos (6U)
  1115. #define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
  1116. #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
  1117. #define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
  1118. #define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
  1119. #define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
  1120. #define ADC_SMPR1_SMP13_Pos (9U)
  1121. #define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
  1122. #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
  1123. #define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
  1124. #define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
  1125. #define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
  1126. #define ADC_SMPR1_SMP14_Pos (12U)
  1127. #define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
  1128. #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
  1129. #define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
  1130. #define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
  1131. #define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
  1132. #define ADC_SMPR1_SMP15_Pos (15U)
  1133. #define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
  1134. #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
  1135. #define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
  1136. #define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
  1137. #define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
  1138. #define ADC_SMPR1_SMP16_Pos (18U)
  1139. #define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
  1140. #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
  1141. #define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
  1142. #define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
  1143. #define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
  1144. #define ADC_SMPR1_SMP17_Pos (21U)
  1145. #define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
  1146. #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
  1147. #define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
  1148. #define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
  1149. #define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
  1150. #define ADC_SMPR1_SMP18_Pos (24U)
  1151. #define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */
  1152. #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
  1153. #define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */
  1154. #define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */
  1155. #define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */
  1156. /****************** Bit definition for ADC_SMPR2 register *******************/
  1157. #define ADC_SMPR2_SMP0_Pos (0U)
  1158. #define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
  1159. #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
  1160. #define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
  1161. #define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
  1162. #define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
  1163. #define ADC_SMPR2_SMP1_Pos (3U)
  1164. #define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
  1165. #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
  1166. #define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
  1167. #define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
  1168. #define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
  1169. #define ADC_SMPR2_SMP2_Pos (6U)
  1170. #define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
  1171. #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
  1172. #define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
  1173. #define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
  1174. #define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
  1175. #define ADC_SMPR2_SMP3_Pos (9U)
  1176. #define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
  1177. #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
  1178. #define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
  1179. #define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
  1180. #define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
  1181. #define ADC_SMPR2_SMP4_Pos (12U)
  1182. #define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
  1183. #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
  1184. #define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
  1185. #define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
  1186. #define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
  1187. #define ADC_SMPR2_SMP5_Pos (15U)
  1188. #define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
  1189. #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
  1190. #define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
  1191. #define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
  1192. #define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
  1193. #define ADC_SMPR2_SMP6_Pos (18U)
  1194. #define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
  1195. #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
  1196. #define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
  1197. #define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
  1198. #define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
  1199. #define ADC_SMPR2_SMP7_Pos (21U)
  1200. #define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
  1201. #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
  1202. #define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
  1203. #define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
  1204. #define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
  1205. #define ADC_SMPR2_SMP8_Pos (24U)
  1206. #define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
  1207. #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
  1208. #define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
  1209. #define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
  1210. #define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
  1211. #define ADC_SMPR2_SMP9_Pos (27U)
  1212. #define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
  1213. #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
  1214. #define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
  1215. #define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
  1216. #define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
  1217. /****************** Bit definition for ADC_JOFR1 register *******************/
  1218. #define ADC_JOFR1_JOFFSET1_Pos (0U)
  1219. #define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
  1220. #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */
  1221. /****************** Bit definition for ADC_JOFR2 register *******************/
  1222. #define ADC_JOFR2_JOFFSET2_Pos (0U)
  1223. #define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
  1224. #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */
  1225. /****************** Bit definition for ADC_JOFR3 register *******************/
  1226. #define ADC_JOFR3_JOFFSET3_Pos (0U)
  1227. #define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
  1228. #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */
  1229. /****************** Bit definition for ADC_JOFR4 register *******************/
  1230. #define ADC_JOFR4_JOFFSET4_Pos (0U)
  1231. #define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
  1232. #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */
  1233. /******************* Bit definition for ADC_HTR register ********************/
  1234. #define ADC_HTR_HT_Pos (0U)
  1235. #define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
  1236. #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */
  1237. /******************* Bit definition for ADC_LTR register ********************/
  1238. #define ADC_LTR_LT_Pos (0U)
  1239. #define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
  1240. #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */
  1241. /******************* Bit definition for ADC_SQR1 register *******************/
  1242. #define ADC_SQR1_SQ13_Pos (0U)
  1243. #define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
  1244. #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
  1245. #define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
  1246. #define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
  1247. #define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
  1248. #define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
  1249. #define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
  1250. #define ADC_SQR1_SQ14_Pos (5U)
  1251. #define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
  1252. #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
  1253. #define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
  1254. #define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
  1255. #define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
  1256. #define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
  1257. #define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
  1258. #define ADC_SQR1_SQ15_Pos (10U)
  1259. #define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
  1260. #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
  1261. #define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
  1262. #define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
  1263. #define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
  1264. #define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
  1265. #define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
  1266. #define ADC_SQR1_SQ16_Pos (15U)
  1267. #define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
  1268. #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
  1269. #define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
  1270. #define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
  1271. #define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
  1272. #define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
  1273. #define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
  1274. #define ADC_SQR1_L_Pos (20U)
  1275. #define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
  1276. #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */
  1277. #define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00100000 */
  1278. #define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00200000 */
  1279. #define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00400000 */
  1280. #define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00800000 */
  1281. /******************* Bit definition for ADC_SQR2 register *******************/
  1282. #define ADC_SQR2_SQ7_Pos (0U)
  1283. #define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
  1284. #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
  1285. #define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
  1286. #define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
  1287. #define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
  1288. #define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
  1289. #define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
  1290. #define ADC_SQR2_SQ8_Pos (5U)
  1291. #define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
  1292. #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
  1293. #define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
  1294. #define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
  1295. #define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
  1296. #define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
  1297. #define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
  1298. #define ADC_SQR2_SQ9_Pos (10U)
  1299. #define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
  1300. #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
  1301. #define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
  1302. #define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
  1303. #define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
  1304. #define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
  1305. #define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
  1306. #define ADC_SQR2_SQ10_Pos (15U)
  1307. #define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
  1308. #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
  1309. #define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
  1310. #define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
  1311. #define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
  1312. #define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
  1313. #define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
  1314. #define ADC_SQR2_SQ11_Pos (20U)
  1315. #define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
  1316. #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
  1317. #define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
  1318. #define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
  1319. #define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
  1320. #define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
  1321. #define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
  1322. #define ADC_SQR2_SQ12_Pos (25U)
  1323. #define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
  1324. #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
  1325. #define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
  1326. #define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
  1327. #define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
  1328. #define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
  1329. #define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
  1330. /******************* Bit definition for ADC_SQR3 register *******************/
  1331. #define ADC_SQR3_SQ1_Pos (0U)
  1332. #define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
  1333. #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
  1334. #define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
  1335. #define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
  1336. #define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
  1337. #define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
  1338. #define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
  1339. #define ADC_SQR3_SQ2_Pos (5U)
  1340. #define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
  1341. #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
  1342. #define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
  1343. #define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
  1344. #define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
  1345. #define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
  1346. #define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
  1347. #define ADC_SQR3_SQ3_Pos (10U)
  1348. #define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
  1349. #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
  1350. #define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
  1351. #define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
  1352. #define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
  1353. #define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
  1354. #define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
  1355. #define ADC_SQR3_SQ4_Pos (15U)
  1356. #define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
  1357. #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
  1358. #define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
  1359. #define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
  1360. #define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
  1361. #define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
  1362. #define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
  1363. #define ADC_SQR3_SQ5_Pos (20U)
  1364. #define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
  1365. #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
  1366. #define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
  1367. #define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
  1368. #define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
  1369. #define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
  1370. #define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
  1371. #define ADC_SQR3_SQ6_Pos (25U)
  1372. #define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
  1373. #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
  1374. #define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
  1375. #define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
  1376. #define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
  1377. #define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
  1378. #define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
  1379. /******************* Bit definition for ADC_JSQR register *******************/
  1380. #define ADC_JSQR_JSQ1_Pos (0U)
  1381. #define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
  1382. #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
  1383. #define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
  1384. #define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
  1385. #define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
  1386. #define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
  1387. #define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
  1388. #define ADC_JSQR_JSQ2_Pos (5U)
  1389. #define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
  1390. #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
  1391. #define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
  1392. #define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
  1393. #define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
  1394. #define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
  1395. #define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
  1396. #define ADC_JSQR_JSQ3_Pos (10U)
  1397. #define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
  1398. #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
  1399. #define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
  1400. #define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
  1401. #define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
  1402. #define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
  1403. #define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
  1404. #define ADC_JSQR_JSQ4_Pos (15U)
  1405. #define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
  1406. #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
  1407. #define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
  1408. #define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
  1409. #define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
  1410. #define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
  1411. #define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
  1412. #define ADC_JSQR_JL_Pos (20U)
  1413. #define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
  1414. #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */
  1415. #define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
  1416. #define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
  1417. /******************* Bit definition for ADC_JDR1 register *******************/
  1418. #define ADC_JDR1_JDATA_Pos (0U)
  1419. #define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
  1420. #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */
  1421. /******************* Bit definition for ADC_JDR2 register *******************/
  1422. #define ADC_JDR2_JDATA_Pos (0U)
  1423. #define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
  1424. #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */
  1425. /******************* Bit definition for ADC_JDR3 register *******************/
  1426. #define ADC_JDR3_JDATA_Pos (0U)
  1427. #define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
  1428. #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */
  1429. /******************* Bit definition for ADC_JDR4 register *******************/
  1430. #define ADC_JDR4_JDATA_Pos (0U)
  1431. #define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
  1432. #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */
  1433. /******************** Bit definition for ADC_DR register ********************/
  1434. #define ADC_DR_DATA_Pos (0U)
  1435. #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
  1436. #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */
  1437. #define ADC_DR_ADC2DATA_Pos (16U)
  1438. #define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
  1439. #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */
  1440. /******************* Bit definition for ADC_CSR register ********************/
  1441. #define ADC_CSR_AWD1_Pos (0U)
  1442. #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
  1443. #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */
  1444. #define ADC_CSR_EOC1_Pos (1U)
  1445. #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
  1446. #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */
  1447. #define ADC_CSR_JEOC1_Pos (2U)
  1448. #define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */
  1449. #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */
  1450. #define ADC_CSR_JSTRT1_Pos (3U)
  1451. #define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */
  1452. #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */
  1453. #define ADC_CSR_STRT1_Pos (4U)
  1454. #define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */
  1455. #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */
  1456. #define ADC_CSR_OVR1_Pos (5U)
  1457. #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
  1458. #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */
  1459. #define ADC_CSR_AWD2_Pos (8U)
  1460. #define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos) /*!< 0x00000100 */
  1461. #define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk /*!<ADC2 Analog watchdog flag */
  1462. #define ADC_CSR_EOC2_Pos (9U)
  1463. #define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos) /*!< 0x00000200 */
  1464. #define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk /*!<ADC2 End of conversion */
  1465. #define ADC_CSR_JEOC2_Pos (10U)
  1466. #define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos) /*!< 0x00000400 */
  1467. #define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk /*!<ADC2 Injected channel end of conversion */
  1468. #define ADC_CSR_JSTRT2_Pos (11U)
  1469. #define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos) /*!< 0x00000800 */
  1470. #define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk /*!<ADC2 Injected channel Start flag */
  1471. #define ADC_CSR_STRT2_Pos (12U)
  1472. #define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos) /*!< 0x00001000 */
  1473. #define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk /*!<ADC2 Regular channel Start flag */
  1474. #define ADC_CSR_OVR2_Pos (13U)
  1475. #define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos) /*!< 0x00002000 */
  1476. #define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk /*!<ADC2 DMA overrun flag */
  1477. #define ADC_CSR_AWD3_Pos (16U)
  1478. #define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos) /*!< 0x00010000 */
  1479. #define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk /*!<ADC3 Analog watchdog flag */
  1480. #define ADC_CSR_EOC3_Pos (17U)
  1481. #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
  1482. #define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk /*!<ADC3 End of conversion */
  1483. #define ADC_CSR_JEOC3_Pos (18U)
  1484. #define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos) /*!< 0x00040000 */
  1485. #define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk /*!<ADC3 Injected channel end of conversion */
  1486. #define ADC_CSR_JSTRT3_Pos (19U)
  1487. #define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos) /*!< 0x00080000 */
  1488. #define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk /*!<ADC3 Injected channel Start flag */
  1489. #define ADC_CSR_STRT3_Pos (20U)
  1490. #define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos) /*!< 0x00100000 */
  1491. #define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk /*!<ADC3 Regular channel Start flag */
  1492. #define ADC_CSR_OVR3_Pos (21U)
  1493. #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
  1494. #define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk /*!<ADC3 DMA overrun flag */
  1495. /* Legacy defines */
  1496. #define ADC_CSR_DOVR1 ADC_CSR_OVR1
  1497. #define ADC_CSR_DOVR2 ADC_CSR_OVR2
  1498. #define ADC_CSR_DOVR3 ADC_CSR_OVR3
  1499. /******************* Bit definition for ADC_CCR register ********************/
  1500. #define ADC_CCR_MULTI_Pos (0U)
  1501. #define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */
  1502. #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
  1503. #define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */
  1504. #define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */
  1505. #define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */
  1506. #define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */
  1507. #define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */
  1508. #define ADC_CCR_DELAY_Pos (8U)
  1509. #define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
  1510. #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
  1511. #define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
  1512. #define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
  1513. #define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
  1514. #define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
  1515. #define ADC_CCR_DDS_Pos (13U)
  1516. #define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) /*!< 0x00002000 */
  1517. #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */
  1518. #define ADC_CCR_DMA_Pos (14U)
  1519. #define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */
  1520. #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
  1521. #define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) /*!< 0x00004000 */
  1522. #define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) /*!< 0x00008000 */
  1523. #define ADC_CCR_ADCPRE_Pos (16U)
  1524. #define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */
  1525. #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */
  1526. #define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */
  1527. #define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */
  1528. #define ADC_CCR_VBATE_Pos (22U)
  1529. #define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */
  1530. #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */
  1531. #define ADC_CCR_TSVREFE_Pos (23U)
  1532. #define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */
  1533. #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */
  1534. /******************* Bit definition for ADC_CDR register ********************/
  1535. #define ADC_CDR_DATA1_Pos (0U)
  1536. #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
  1537. #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */
  1538. #define ADC_CDR_DATA2_Pos (16U)
  1539. #define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */
  1540. #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */
  1541. /* Legacy defines */
  1542. #define ADC_CDR_RDATA_MST ADC_CDR_DATA1
  1543. #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
  1544. /******************************************************************************/
  1545. /* */
  1546. /* Controller Area Network */
  1547. /* */
  1548. /******************************************************************************/
  1549. /*!<CAN control and status registers */
  1550. /******************* Bit definition for CAN_MCR register ********************/
  1551. #define CAN_MCR_INRQ_Pos (0U)
  1552. #define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
  1553. #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */
  1554. #define CAN_MCR_SLEEP_Pos (1U)
  1555. #define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
  1556. #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */
  1557. #define CAN_MCR_TXFP_Pos (2U)
  1558. #define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
  1559. #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */
  1560. #define CAN_MCR_RFLM_Pos (3U)
  1561. #define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
  1562. #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */
  1563. #define CAN_MCR_NART_Pos (4U)
  1564. #define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos) /*!< 0x00000010 */
  1565. #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */
  1566. #define CAN_MCR_AWUM_Pos (5U)
  1567. #define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
  1568. #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */
  1569. #define CAN_MCR_ABOM_Pos (6U)
  1570. #define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
  1571. #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */
  1572. #define CAN_MCR_TTCM_Pos (7U)
  1573. #define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
  1574. #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */
  1575. #define CAN_MCR_RESET_Pos (15U)
  1576. #define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
  1577. #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */
  1578. #define CAN_MCR_DBF_Pos (16U)
  1579. #define CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
  1580. #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */
  1581. /******************* Bit definition for CAN_MSR register ********************/
  1582. #define CAN_MSR_INAK_Pos (0U)
  1583. #define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
  1584. #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */
  1585. #define CAN_MSR_SLAK_Pos (1U)
  1586. #define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
  1587. #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */
  1588. #define CAN_MSR_ERRI_Pos (2U)
  1589. #define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
  1590. #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */
  1591. #define CAN_MSR_WKUI_Pos (3U)
  1592. #define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
  1593. #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */
  1594. #define CAN_MSR_SLAKI_Pos (4U)
  1595. #define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
  1596. #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */
  1597. #define CAN_MSR_TXM_Pos (8U)
  1598. #define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
  1599. #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */
  1600. #define CAN_MSR_RXM_Pos (9U)
  1601. #define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
  1602. #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */
  1603. #define CAN_MSR_SAMP_Pos (10U)
  1604. #define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
  1605. #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */
  1606. #define CAN_MSR_RX_Pos (11U)
  1607. #define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos) /*!< 0x00000800 */
  1608. #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */
  1609. /******************* Bit definition for CAN_TSR register ********************/
  1610. #define CAN_TSR_RQCP0_Pos (0U)
  1611. #define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
  1612. #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */
  1613. #define CAN_TSR_TXOK0_Pos (1U)
  1614. #define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
  1615. #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */
  1616. #define CAN_TSR_ALST0_Pos (2U)
  1617. #define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
  1618. #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */
  1619. #define CAN_TSR_TERR0_Pos (3U)
  1620. #define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
  1621. #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */
  1622. #define CAN_TSR_ABRQ0_Pos (7U)
  1623. #define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
  1624. #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */
  1625. #define CAN_TSR_RQCP1_Pos (8U)
  1626. #define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
  1627. #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */
  1628. #define CAN_TSR_TXOK1_Pos (9U)
  1629. #define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
  1630. #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */
  1631. #define CAN_TSR_ALST1_Pos (10U)
  1632. #define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
  1633. #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */
  1634. #define CAN_TSR_TERR1_Pos (11U)
  1635. #define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
  1636. #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */
  1637. #define CAN_TSR_ABRQ1_Pos (15U)
  1638. #define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
  1639. #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */
  1640. #define CAN_TSR_RQCP2_Pos (16U)
  1641. #define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
  1642. #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */
  1643. #define CAN_TSR_TXOK2_Pos (17U)
  1644. #define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
  1645. #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */
  1646. #define CAN_TSR_ALST2_Pos (18U)
  1647. #define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
  1648. #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */
  1649. #define CAN_TSR_TERR2_Pos (19U)
  1650. #define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
  1651. #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */
  1652. #define CAN_TSR_ABRQ2_Pos (23U)
  1653. #define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
  1654. #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */
  1655. #define CAN_TSR_CODE_Pos (24U)
  1656. #define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
  1657. #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */
  1658. #define CAN_TSR_TME_Pos (26U)
  1659. #define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
  1660. #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */
  1661. #define CAN_TSR_TME0_Pos (26U)
  1662. #define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
  1663. #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */
  1664. #define CAN_TSR_TME1_Pos (27U)
  1665. #define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
  1666. #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */
  1667. #define CAN_TSR_TME2_Pos (28U)
  1668. #define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
  1669. #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */
  1670. #define CAN_TSR_LOW_Pos (29U)
  1671. #define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
  1672. #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */
  1673. #define CAN_TSR_LOW0_Pos (29U)
  1674. #define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
  1675. #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */
  1676. #define CAN_TSR_LOW1_Pos (30U)
  1677. #define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
  1678. #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */
  1679. #define CAN_TSR_LOW2_Pos (31U)
  1680. #define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
  1681. #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */
  1682. /******************* Bit definition for CAN_RF0R register *******************/
  1683. #define CAN_RF0R_FMP0_Pos (0U)
  1684. #define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
  1685. #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */
  1686. #define CAN_RF0R_FULL0_Pos (3U)
  1687. #define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
  1688. #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */
  1689. #define CAN_RF0R_FOVR0_Pos (4U)
  1690. #define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
  1691. #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */
  1692. #define CAN_RF0R_RFOM0_Pos (5U)
  1693. #define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
  1694. #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */
  1695. /******************* Bit definition for CAN_RF1R register *******************/
  1696. #define CAN_RF1R_FMP1_Pos (0U)
  1697. #define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
  1698. #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */
  1699. #define CAN_RF1R_FULL1_Pos (3U)
  1700. #define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
  1701. #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */
  1702. #define CAN_RF1R_FOVR1_Pos (4U)
  1703. #define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
  1704. #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */
  1705. #define CAN_RF1R_RFOM1_Pos (5U)
  1706. #define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
  1707. #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */
  1708. /******************** Bit definition for CAN_IER register *******************/
  1709. #define CAN_IER_TMEIE_Pos (0U)
  1710. #define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
  1711. #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */
  1712. #define CAN_IER_FMPIE0_Pos (1U)
  1713. #define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
  1714. #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */
  1715. #define CAN_IER_FFIE0_Pos (2U)
  1716. #define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
  1717. #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */
  1718. #define CAN_IER_FOVIE0_Pos (3U)
  1719. #define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
  1720. #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */
  1721. #define CAN_IER_FMPIE1_Pos (4U)
  1722. #define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
  1723. #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */
  1724. #define CAN_IER_FFIE1_Pos (5U)
  1725. #define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
  1726. #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */
  1727. #define CAN_IER_FOVIE1_Pos (6U)
  1728. #define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
  1729. #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */
  1730. #define CAN_IER_EWGIE_Pos (8U)
  1731. #define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
  1732. #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */
  1733. #define CAN_IER_EPVIE_Pos (9U)
  1734. #define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
  1735. #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */
  1736. #define CAN_IER_BOFIE_Pos (10U)
  1737. #define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
  1738. #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */
  1739. #define CAN_IER_LECIE_Pos (11U)
  1740. #define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
  1741. #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */
  1742. #define CAN_IER_ERRIE_Pos (15U)
  1743. #define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
  1744. #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */
  1745. #define CAN_IER_WKUIE_Pos (16U)
  1746. #define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
  1747. #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */
  1748. #define CAN_IER_SLKIE_Pos (17U)
  1749. #define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
  1750. #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */
  1751. #define CAN_IER_EWGIE_Pos (8U)
  1752. /******************** Bit definition for CAN_ESR register *******************/
  1753. #define CAN_ESR_EWGF_Pos (0U)
  1754. #define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
  1755. #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */
  1756. #define CAN_ESR_EPVF_Pos (1U)
  1757. #define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
  1758. #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */
  1759. #define CAN_ESR_BOFF_Pos (2U)
  1760. #define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
  1761. #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */
  1762. #define CAN_ESR_LEC_Pos (4U)
  1763. #define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
  1764. #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */
  1765. #define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
  1766. #define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
  1767. #define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
  1768. #define CAN_ESR_TEC_Pos (16U)
  1769. #define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
  1770. #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */
  1771. #define CAN_ESR_REC_Pos (24U)
  1772. #define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
  1773. #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */
  1774. /******************* Bit definition for CAN_BTR register ********************/
  1775. #define CAN_BTR_BRP_Pos (0U)
  1776. #define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
  1777. #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
  1778. #define CAN_BTR_TS1_Pos (16U)
  1779. #define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
  1780. #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
  1781. #define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
  1782. #define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
  1783. #define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
  1784. #define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
  1785. #define CAN_BTR_TS2_Pos (20U)
  1786. #define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
  1787. #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
  1788. #define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
  1789. #define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
  1790. #define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
  1791. #define CAN_BTR_SJW_Pos (24U)
  1792. #define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
  1793. #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
  1794. #define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
  1795. #define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
  1796. #define CAN_BTR_LBKM_Pos (30U)
  1797. #define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
  1798. #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
  1799. #define CAN_BTR_SILM_Pos (31U)
  1800. #define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
  1801. #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
  1802. /*!<Mailbox registers */
  1803. /****************** Bit definition for CAN_TI0R register ********************/
  1804. #define CAN_TI0R_TXRQ_Pos (0U)
  1805. #define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
  1806. #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1807. #define CAN_TI0R_RTR_Pos (1U)
  1808. #define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
  1809. #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */
  1810. #define CAN_TI0R_IDE_Pos (2U)
  1811. #define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
  1812. #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */
  1813. #define CAN_TI0R_EXID_Pos (3U)
  1814. #define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
  1815. #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */
  1816. #define CAN_TI0R_STID_Pos (21U)
  1817. #define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
  1818. #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1819. /****************** Bit definition for CAN_TDT0R register *******************/
  1820. #define CAN_TDT0R_DLC_Pos (0U)
  1821. #define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
  1822. #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */
  1823. #define CAN_TDT0R_TGT_Pos (8U)
  1824. #define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
  1825. #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */
  1826. #define CAN_TDT0R_TIME_Pos (16U)
  1827. #define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
  1828. #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */
  1829. /****************** Bit definition for CAN_TDL0R register *******************/
  1830. #define CAN_TDL0R_DATA0_Pos (0U)
  1831. #define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
  1832. #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */
  1833. #define CAN_TDL0R_DATA1_Pos (8U)
  1834. #define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
  1835. #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */
  1836. #define CAN_TDL0R_DATA2_Pos (16U)
  1837. #define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
  1838. #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */
  1839. #define CAN_TDL0R_DATA3_Pos (24U)
  1840. #define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
  1841. #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */
  1842. /****************** Bit definition for CAN_TDH0R register *******************/
  1843. #define CAN_TDH0R_DATA4_Pos (0U)
  1844. #define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
  1845. #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */
  1846. #define CAN_TDH0R_DATA5_Pos (8U)
  1847. #define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
  1848. #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */
  1849. #define CAN_TDH0R_DATA6_Pos (16U)
  1850. #define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
  1851. #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */
  1852. #define CAN_TDH0R_DATA7_Pos (24U)
  1853. #define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
  1854. #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */
  1855. /******************* Bit definition for CAN_TI1R register *******************/
  1856. #define CAN_TI1R_TXRQ_Pos (0U)
  1857. #define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
  1858. #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1859. #define CAN_TI1R_RTR_Pos (1U)
  1860. #define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
  1861. #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */
  1862. #define CAN_TI1R_IDE_Pos (2U)
  1863. #define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
  1864. #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */
  1865. #define CAN_TI1R_EXID_Pos (3U)
  1866. #define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
  1867. #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */
  1868. #define CAN_TI1R_STID_Pos (21U)
  1869. #define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
  1870. #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1871. /******************* Bit definition for CAN_TDT1R register ******************/
  1872. #define CAN_TDT1R_DLC_Pos (0U)
  1873. #define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
  1874. #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */
  1875. #define CAN_TDT1R_TGT_Pos (8U)
  1876. #define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
  1877. #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */
  1878. #define CAN_TDT1R_TIME_Pos (16U)
  1879. #define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
  1880. #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */
  1881. /******************* Bit definition for CAN_TDL1R register ******************/
  1882. #define CAN_TDL1R_DATA0_Pos (0U)
  1883. #define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
  1884. #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */
  1885. #define CAN_TDL1R_DATA1_Pos (8U)
  1886. #define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
  1887. #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */
  1888. #define CAN_TDL1R_DATA2_Pos (16U)
  1889. #define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
  1890. #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */
  1891. #define CAN_TDL1R_DATA3_Pos (24U)
  1892. #define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
  1893. #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */
  1894. /******************* Bit definition for CAN_TDH1R register ******************/
  1895. #define CAN_TDH1R_DATA4_Pos (0U)
  1896. #define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
  1897. #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */
  1898. #define CAN_TDH1R_DATA5_Pos (8U)
  1899. #define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
  1900. #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */
  1901. #define CAN_TDH1R_DATA6_Pos (16U)
  1902. #define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
  1903. #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */
  1904. #define CAN_TDH1R_DATA7_Pos (24U)
  1905. #define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
  1906. #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */
  1907. /******************* Bit definition for CAN_TI2R register *******************/
  1908. #define CAN_TI2R_TXRQ_Pos (0U)
  1909. #define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
  1910. #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */
  1911. #define CAN_TI2R_RTR_Pos (1U)
  1912. #define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
  1913. #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */
  1914. #define CAN_TI2R_IDE_Pos (2U)
  1915. #define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
  1916. #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */
  1917. #define CAN_TI2R_EXID_Pos (3U)
  1918. #define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
  1919. #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */
  1920. #define CAN_TI2R_STID_Pos (21U)
  1921. #define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
  1922. #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1923. /******************* Bit definition for CAN_TDT2R register ******************/
  1924. #define CAN_TDT2R_DLC_Pos (0U)
  1925. #define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
  1926. #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */
  1927. #define CAN_TDT2R_TGT_Pos (8U)
  1928. #define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
  1929. #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */
  1930. #define CAN_TDT2R_TIME_Pos (16U)
  1931. #define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
  1932. #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */
  1933. /******************* Bit definition for CAN_TDL2R register ******************/
  1934. #define CAN_TDL2R_DATA0_Pos (0U)
  1935. #define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
  1936. #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */
  1937. #define CAN_TDL2R_DATA1_Pos (8U)
  1938. #define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
  1939. #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */
  1940. #define CAN_TDL2R_DATA2_Pos (16U)
  1941. #define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
  1942. #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */
  1943. #define CAN_TDL2R_DATA3_Pos (24U)
  1944. #define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
  1945. #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */
  1946. /******************* Bit definition for CAN_TDH2R register ******************/
  1947. #define CAN_TDH2R_DATA4_Pos (0U)
  1948. #define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
  1949. #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */
  1950. #define CAN_TDH2R_DATA5_Pos (8U)
  1951. #define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
  1952. #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */
  1953. #define CAN_TDH2R_DATA6_Pos (16U)
  1954. #define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
  1955. #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */
  1956. #define CAN_TDH2R_DATA7_Pos (24U)
  1957. #define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
  1958. #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */
  1959. /******************* Bit definition for CAN_RI0R register *******************/
  1960. #define CAN_RI0R_RTR_Pos (1U)
  1961. #define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
  1962. #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */
  1963. #define CAN_RI0R_IDE_Pos (2U)
  1964. #define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
  1965. #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */
  1966. #define CAN_RI0R_EXID_Pos (3U)
  1967. #define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
  1968. #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */
  1969. #define CAN_RI0R_STID_Pos (21U)
  1970. #define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
  1971. #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  1972. /******************* Bit definition for CAN_RDT0R register ******************/
  1973. #define CAN_RDT0R_DLC_Pos (0U)
  1974. #define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
  1975. #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */
  1976. #define CAN_RDT0R_FMI_Pos (8U)
  1977. #define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
  1978. #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */
  1979. #define CAN_RDT0R_TIME_Pos (16U)
  1980. #define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
  1981. #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */
  1982. /******************* Bit definition for CAN_RDL0R register ******************/
  1983. #define CAN_RDL0R_DATA0_Pos (0U)
  1984. #define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
  1985. #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */
  1986. #define CAN_RDL0R_DATA1_Pos (8U)
  1987. #define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
  1988. #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */
  1989. #define CAN_RDL0R_DATA2_Pos (16U)
  1990. #define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
  1991. #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */
  1992. #define CAN_RDL0R_DATA3_Pos (24U)
  1993. #define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
  1994. #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */
  1995. /******************* Bit definition for CAN_RDH0R register ******************/
  1996. #define CAN_RDH0R_DATA4_Pos (0U)
  1997. #define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
  1998. #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */
  1999. #define CAN_RDH0R_DATA5_Pos (8U)
  2000. #define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
  2001. #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */
  2002. #define CAN_RDH0R_DATA6_Pos (16U)
  2003. #define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
  2004. #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */
  2005. #define CAN_RDH0R_DATA7_Pos (24U)
  2006. #define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
  2007. #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */
  2008. /******************* Bit definition for CAN_RI1R register *******************/
  2009. #define CAN_RI1R_RTR_Pos (1U)
  2010. #define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
  2011. #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */
  2012. #define CAN_RI1R_IDE_Pos (2U)
  2013. #define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
  2014. #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */
  2015. #define CAN_RI1R_EXID_Pos (3U)
  2016. #define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
  2017. #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */
  2018. #define CAN_RI1R_STID_Pos (21U)
  2019. #define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
  2020. #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
  2021. /******************* Bit definition for CAN_RDT1R register ******************/
  2022. #define CAN_RDT1R_DLC_Pos (0U)
  2023. #define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
  2024. #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */
  2025. #define CAN_RDT1R_FMI_Pos (8U)
  2026. #define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
  2027. #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */
  2028. #define CAN_RDT1R_TIME_Pos (16U)
  2029. #define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
  2030. #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */
  2031. /******************* Bit definition for CAN_RDL1R register ******************/
  2032. #define CAN_RDL1R_DATA0_Pos (0U)
  2033. #define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
  2034. #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */
  2035. #define CAN_RDL1R_DATA1_Pos (8U)
  2036. #define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
  2037. #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */
  2038. #define CAN_RDL1R_DATA2_Pos (16U)
  2039. #define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
  2040. #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */
  2041. #define CAN_RDL1R_DATA3_Pos (24U)
  2042. #define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
  2043. #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */
  2044. /******************* Bit definition for CAN_RDH1R register ******************/
  2045. #define CAN_RDH1R_DATA4_Pos (0U)
  2046. #define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
  2047. #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */
  2048. #define CAN_RDH1R_DATA5_Pos (8U)
  2049. #define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
  2050. #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */
  2051. #define CAN_RDH1R_DATA6_Pos (16U)
  2052. #define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
  2053. #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */
  2054. #define CAN_RDH1R_DATA7_Pos (24U)
  2055. #define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
  2056. #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */
  2057. /*!<CAN filter registers */
  2058. /******************* Bit definition for CAN_FMR register ********************/
  2059. #define CAN_FMR_FINIT_Pos (0U)
  2060. #define CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
  2061. #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */
  2062. #define CAN_FMR_CAN2SB_Pos (8U)
  2063. #define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
  2064. #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */
  2065. /******************* Bit definition for CAN_FM1R register *******************/
  2066. #define CAN_FM1R_FBM_Pos (0U)
  2067. #define CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */
  2068. #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */
  2069. #define CAN_FM1R_FBM0_Pos (0U)
  2070. #define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
  2071. #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */
  2072. #define CAN_FM1R_FBM1_Pos (1U)
  2073. #define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
  2074. #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */
  2075. #define CAN_FM1R_FBM2_Pos (2U)
  2076. #define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
  2077. #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */
  2078. #define CAN_FM1R_FBM3_Pos (3U)
  2079. #define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
  2080. #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */
  2081. #define CAN_FM1R_FBM4_Pos (4U)
  2082. #define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
  2083. #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */
  2084. #define CAN_FM1R_FBM5_Pos (5U)
  2085. #define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
  2086. #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */
  2087. #define CAN_FM1R_FBM6_Pos (6U)
  2088. #define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
  2089. #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */
  2090. #define CAN_FM1R_FBM7_Pos (7U)
  2091. #define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
  2092. #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */
  2093. #define CAN_FM1R_FBM8_Pos (8U)
  2094. #define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
  2095. #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */
  2096. #define CAN_FM1R_FBM9_Pos (9U)
  2097. #define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
  2098. #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */
  2099. #define CAN_FM1R_FBM10_Pos (10U)
  2100. #define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
  2101. #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */
  2102. #define CAN_FM1R_FBM11_Pos (11U)
  2103. #define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
  2104. #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */
  2105. #define CAN_FM1R_FBM12_Pos (12U)
  2106. #define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
  2107. #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */
  2108. #define CAN_FM1R_FBM13_Pos (13U)
  2109. #define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
  2110. #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */
  2111. #define CAN_FM1R_FBM14_Pos (14U)
  2112. #define CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */
  2113. #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */
  2114. #define CAN_FM1R_FBM15_Pos (15U)
  2115. #define CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */
  2116. #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */
  2117. #define CAN_FM1R_FBM16_Pos (16U)
  2118. #define CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */
  2119. #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */
  2120. #define CAN_FM1R_FBM17_Pos (17U)
  2121. #define CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */
  2122. #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */
  2123. #define CAN_FM1R_FBM18_Pos (18U)
  2124. #define CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */
  2125. #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */
  2126. #define CAN_FM1R_FBM19_Pos (19U)
  2127. #define CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */
  2128. #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */
  2129. #define CAN_FM1R_FBM20_Pos (20U)
  2130. #define CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */
  2131. #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */
  2132. #define CAN_FM1R_FBM21_Pos (21U)
  2133. #define CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */
  2134. #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */
  2135. #define CAN_FM1R_FBM22_Pos (22U)
  2136. #define CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */
  2137. #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */
  2138. #define CAN_FM1R_FBM23_Pos (23U)
  2139. #define CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */
  2140. #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */
  2141. #define CAN_FM1R_FBM24_Pos (24U)
  2142. #define CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */
  2143. #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */
  2144. #define CAN_FM1R_FBM25_Pos (25U)
  2145. #define CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */
  2146. #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */
  2147. #define CAN_FM1R_FBM26_Pos (26U)
  2148. #define CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */
  2149. #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */
  2150. #define CAN_FM1R_FBM27_Pos (27U)
  2151. #define CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */
  2152. #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */
  2153. /******************* Bit definition for CAN_FS1R register *******************/
  2154. #define CAN_FS1R_FSC_Pos (0U)
  2155. #define CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */
  2156. #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */
  2157. #define CAN_FS1R_FSC0_Pos (0U)
  2158. #define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
  2159. #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */
  2160. #define CAN_FS1R_FSC1_Pos (1U)
  2161. #define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
  2162. #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */
  2163. #define CAN_FS1R_FSC2_Pos (2U)
  2164. #define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
  2165. #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */
  2166. #define CAN_FS1R_FSC3_Pos (3U)
  2167. #define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
  2168. #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */
  2169. #define CAN_FS1R_FSC4_Pos (4U)
  2170. #define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
  2171. #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */
  2172. #define CAN_FS1R_FSC5_Pos (5U)
  2173. #define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
  2174. #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */
  2175. #define CAN_FS1R_FSC6_Pos (6U)
  2176. #define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
  2177. #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */
  2178. #define CAN_FS1R_FSC7_Pos (7U)
  2179. #define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
  2180. #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */
  2181. #define CAN_FS1R_FSC8_Pos (8U)
  2182. #define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
  2183. #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */
  2184. #define CAN_FS1R_FSC9_Pos (9U)
  2185. #define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
  2186. #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */
  2187. #define CAN_FS1R_FSC10_Pos (10U)
  2188. #define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
  2189. #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */
  2190. #define CAN_FS1R_FSC11_Pos (11U)
  2191. #define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
  2192. #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */
  2193. #define CAN_FS1R_FSC12_Pos (12U)
  2194. #define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
  2195. #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */
  2196. #define CAN_FS1R_FSC13_Pos (13U)
  2197. #define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
  2198. #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */
  2199. #define CAN_FS1R_FSC14_Pos (14U)
  2200. #define CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */
  2201. #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */
  2202. #define CAN_FS1R_FSC15_Pos (15U)
  2203. #define CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */
  2204. #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */
  2205. #define CAN_FS1R_FSC16_Pos (16U)
  2206. #define CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */
  2207. #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */
  2208. #define CAN_FS1R_FSC17_Pos (17U)
  2209. #define CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */
  2210. #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */
  2211. #define CAN_FS1R_FSC18_Pos (18U)
  2212. #define CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */
  2213. #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */
  2214. #define CAN_FS1R_FSC19_Pos (19U)
  2215. #define CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */
  2216. #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */
  2217. #define CAN_FS1R_FSC20_Pos (20U)
  2218. #define CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */
  2219. #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */
  2220. #define CAN_FS1R_FSC21_Pos (21U)
  2221. #define CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */
  2222. #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */
  2223. #define CAN_FS1R_FSC22_Pos (22U)
  2224. #define CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */
  2225. #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */
  2226. #define CAN_FS1R_FSC23_Pos (23U)
  2227. #define CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */
  2228. #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */
  2229. #define CAN_FS1R_FSC24_Pos (24U)
  2230. #define CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */
  2231. #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */
  2232. #define CAN_FS1R_FSC25_Pos (25U)
  2233. #define CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */
  2234. #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */
  2235. #define CAN_FS1R_FSC26_Pos (26U)
  2236. #define CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */
  2237. #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */
  2238. #define CAN_FS1R_FSC27_Pos (27U)
  2239. #define CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */
  2240. #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */
  2241. /****************** Bit definition for CAN_FFA1R register *******************/
  2242. #define CAN_FFA1R_FFA_Pos (0U)
  2243. #define CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */
  2244. #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */
  2245. #define CAN_FFA1R_FFA0_Pos (0U)
  2246. #define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
  2247. #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */
  2248. #define CAN_FFA1R_FFA1_Pos (1U)
  2249. #define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
  2250. #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */
  2251. #define CAN_FFA1R_FFA2_Pos (2U)
  2252. #define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
  2253. #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */
  2254. #define CAN_FFA1R_FFA3_Pos (3U)
  2255. #define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
  2256. #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */
  2257. #define CAN_FFA1R_FFA4_Pos (4U)
  2258. #define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
  2259. #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */
  2260. #define CAN_FFA1R_FFA5_Pos (5U)
  2261. #define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
  2262. #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */
  2263. #define CAN_FFA1R_FFA6_Pos (6U)
  2264. #define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
  2265. #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */
  2266. #define CAN_FFA1R_FFA7_Pos (7U)
  2267. #define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
  2268. #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */
  2269. #define CAN_FFA1R_FFA8_Pos (8U)
  2270. #define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
  2271. #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */
  2272. #define CAN_FFA1R_FFA9_Pos (9U)
  2273. #define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
  2274. #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */
  2275. #define CAN_FFA1R_FFA10_Pos (10U)
  2276. #define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
  2277. #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */
  2278. #define CAN_FFA1R_FFA11_Pos (11U)
  2279. #define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
  2280. #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */
  2281. #define CAN_FFA1R_FFA12_Pos (12U)
  2282. #define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
  2283. #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */
  2284. #define CAN_FFA1R_FFA13_Pos (13U)
  2285. #define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
  2286. #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */
  2287. #define CAN_FFA1R_FFA14_Pos (14U)
  2288. #define CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */
  2289. #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */
  2290. #define CAN_FFA1R_FFA15_Pos (15U)
  2291. #define CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */
  2292. #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */
  2293. #define CAN_FFA1R_FFA16_Pos (16U)
  2294. #define CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */
  2295. #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */
  2296. #define CAN_FFA1R_FFA17_Pos (17U)
  2297. #define CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */
  2298. #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */
  2299. #define CAN_FFA1R_FFA18_Pos (18U)
  2300. #define CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */
  2301. #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */
  2302. #define CAN_FFA1R_FFA19_Pos (19U)
  2303. #define CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */
  2304. #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */
  2305. #define CAN_FFA1R_FFA20_Pos (20U)
  2306. #define CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */
  2307. #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */
  2308. #define CAN_FFA1R_FFA21_Pos (21U)
  2309. #define CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */
  2310. #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */
  2311. #define CAN_FFA1R_FFA22_Pos (22U)
  2312. #define CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */
  2313. #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */
  2314. #define CAN_FFA1R_FFA23_Pos (23U)
  2315. #define CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */
  2316. #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */
  2317. #define CAN_FFA1R_FFA24_Pos (24U)
  2318. #define CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */
  2319. #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */
  2320. #define CAN_FFA1R_FFA25_Pos (25U)
  2321. #define CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */
  2322. #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */
  2323. #define CAN_FFA1R_FFA26_Pos (26U)
  2324. #define CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */
  2325. #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */
  2326. #define CAN_FFA1R_FFA27_Pos (27U)
  2327. #define CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */
  2328. #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */
  2329. /******************* Bit definition for CAN_FA1R register *******************/
  2330. #define CAN_FA1R_FACT_Pos (0U)
  2331. #define CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */
  2332. #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */
  2333. #define CAN_FA1R_FACT0_Pos (0U)
  2334. #define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
  2335. #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */
  2336. #define CAN_FA1R_FACT1_Pos (1U)
  2337. #define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
  2338. #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */
  2339. #define CAN_FA1R_FACT2_Pos (2U)
  2340. #define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
  2341. #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */
  2342. #define CAN_FA1R_FACT3_Pos (3U)
  2343. #define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
  2344. #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */
  2345. #define CAN_FA1R_FACT4_Pos (4U)
  2346. #define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
  2347. #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */
  2348. #define CAN_FA1R_FACT5_Pos (5U)
  2349. #define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
  2350. #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */
  2351. #define CAN_FA1R_FACT6_Pos (6U)
  2352. #define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
  2353. #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */
  2354. #define CAN_FA1R_FACT7_Pos (7U)
  2355. #define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
  2356. #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */
  2357. #define CAN_FA1R_FACT8_Pos (8U)
  2358. #define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
  2359. #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */
  2360. #define CAN_FA1R_FACT9_Pos (9U)
  2361. #define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
  2362. #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */
  2363. #define CAN_FA1R_FACT10_Pos (10U)
  2364. #define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
  2365. #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */
  2366. #define CAN_FA1R_FACT11_Pos (11U)
  2367. #define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
  2368. #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */
  2369. #define CAN_FA1R_FACT12_Pos (12U)
  2370. #define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
  2371. #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */
  2372. #define CAN_FA1R_FACT13_Pos (13U)
  2373. #define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
  2374. #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */
  2375. #define CAN_FA1R_FACT14_Pos (14U)
  2376. #define CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */
  2377. #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */
  2378. #define CAN_FA1R_FACT15_Pos (15U)
  2379. #define CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */
  2380. #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */
  2381. #define CAN_FA1R_FACT16_Pos (16U)
  2382. #define CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */
  2383. #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */
  2384. #define CAN_FA1R_FACT17_Pos (17U)
  2385. #define CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */
  2386. #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */
  2387. #define CAN_FA1R_FACT18_Pos (18U)
  2388. #define CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */
  2389. #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */
  2390. #define CAN_FA1R_FACT19_Pos (19U)
  2391. #define CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */
  2392. #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */
  2393. #define CAN_FA1R_FACT20_Pos (20U)
  2394. #define CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */
  2395. #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */
  2396. #define CAN_FA1R_FACT21_Pos (21U)
  2397. #define CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */
  2398. #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */
  2399. #define CAN_FA1R_FACT22_Pos (22U)
  2400. #define CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */
  2401. #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */
  2402. #define CAN_FA1R_FACT23_Pos (23U)
  2403. #define CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */
  2404. #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */
  2405. #define CAN_FA1R_FACT24_Pos (24U)
  2406. #define CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */
  2407. #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */
  2408. #define CAN_FA1R_FACT25_Pos (25U)
  2409. #define CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */
  2410. #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */
  2411. #define CAN_FA1R_FACT26_Pos (26U)
  2412. #define CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */
  2413. #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */
  2414. #define CAN_FA1R_FACT27_Pos (27U)
  2415. #define CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */
  2416. #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */
  2417. /******************* Bit definition for CAN_F0R1 register *******************/
  2418. #define CAN_F0R1_FB0_Pos (0U)
  2419. #define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
  2420. #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */
  2421. #define CAN_F0R1_FB1_Pos (1U)
  2422. #define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
  2423. #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */
  2424. #define CAN_F0R1_FB2_Pos (2U)
  2425. #define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
  2426. #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */
  2427. #define CAN_F0R1_FB3_Pos (3U)
  2428. #define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
  2429. #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */
  2430. #define CAN_F0R1_FB4_Pos (4U)
  2431. #define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
  2432. #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */
  2433. #define CAN_F0R1_FB5_Pos (5U)
  2434. #define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
  2435. #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */
  2436. #define CAN_F0R1_FB6_Pos (6U)
  2437. #define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
  2438. #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */
  2439. #define CAN_F0R1_FB7_Pos (7U)
  2440. #define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
  2441. #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */
  2442. #define CAN_F0R1_FB8_Pos (8U)
  2443. #define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
  2444. #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */
  2445. #define CAN_F0R1_FB9_Pos (9U)
  2446. #define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
  2447. #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */
  2448. #define CAN_F0R1_FB10_Pos (10U)
  2449. #define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
  2450. #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */
  2451. #define CAN_F0R1_FB11_Pos (11U)
  2452. #define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
  2453. #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */
  2454. #define CAN_F0R1_FB12_Pos (12U)
  2455. #define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
  2456. #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */
  2457. #define CAN_F0R1_FB13_Pos (13U)
  2458. #define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
  2459. #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */
  2460. #define CAN_F0R1_FB14_Pos (14U)
  2461. #define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
  2462. #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */
  2463. #define CAN_F0R1_FB15_Pos (15U)
  2464. #define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
  2465. #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */
  2466. #define CAN_F0R1_FB16_Pos (16U)
  2467. #define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
  2468. #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */
  2469. #define CAN_F0R1_FB17_Pos (17U)
  2470. #define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
  2471. #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */
  2472. #define CAN_F0R1_FB18_Pos (18U)
  2473. #define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
  2474. #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */
  2475. #define CAN_F0R1_FB19_Pos (19U)
  2476. #define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
  2477. #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */
  2478. #define CAN_F0R1_FB20_Pos (20U)
  2479. #define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
  2480. #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */
  2481. #define CAN_F0R1_FB21_Pos (21U)
  2482. #define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
  2483. #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */
  2484. #define CAN_F0R1_FB22_Pos (22U)
  2485. #define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
  2486. #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */
  2487. #define CAN_F0R1_FB23_Pos (23U)
  2488. #define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
  2489. #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */
  2490. #define CAN_F0R1_FB24_Pos (24U)
  2491. #define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
  2492. #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */
  2493. #define CAN_F0R1_FB25_Pos (25U)
  2494. #define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
  2495. #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */
  2496. #define CAN_F0R1_FB26_Pos (26U)
  2497. #define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
  2498. #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */
  2499. #define CAN_F0R1_FB27_Pos (27U)
  2500. #define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
  2501. #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */
  2502. #define CAN_F0R1_FB28_Pos (28U)
  2503. #define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
  2504. #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */
  2505. #define CAN_F0R1_FB29_Pos (29U)
  2506. #define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
  2507. #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */
  2508. #define CAN_F0R1_FB30_Pos (30U)
  2509. #define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
  2510. #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */
  2511. #define CAN_F0R1_FB31_Pos (31U)
  2512. #define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
  2513. #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */
  2514. /******************* Bit definition for CAN_F1R1 register *******************/
  2515. #define CAN_F1R1_FB0_Pos (0U)
  2516. #define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
  2517. #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */
  2518. #define CAN_F1R1_FB1_Pos (1U)
  2519. #define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
  2520. #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */
  2521. #define CAN_F1R1_FB2_Pos (2U)
  2522. #define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
  2523. #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */
  2524. #define CAN_F1R1_FB3_Pos (3U)
  2525. #define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
  2526. #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */
  2527. #define CAN_F1R1_FB4_Pos (4U)
  2528. #define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
  2529. #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */
  2530. #define CAN_F1R1_FB5_Pos (5U)
  2531. #define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
  2532. #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */
  2533. #define CAN_F1R1_FB6_Pos (6U)
  2534. #define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
  2535. #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */
  2536. #define CAN_F1R1_FB7_Pos (7U)
  2537. #define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
  2538. #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */
  2539. #define CAN_F1R1_FB8_Pos (8U)
  2540. #define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
  2541. #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */
  2542. #define CAN_F1R1_FB9_Pos (9U)
  2543. #define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
  2544. #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */
  2545. #define CAN_F1R1_FB10_Pos (10U)
  2546. #define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
  2547. #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */
  2548. #define CAN_F1R1_FB11_Pos (11U)
  2549. #define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
  2550. #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */
  2551. #define CAN_F1R1_FB12_Pos (12U)
  2552. #define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
  2553. #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */
  2554. #define CAN_F1R1_FB13_Pos (13U)
  2555. #define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
  2556. #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */
  2557. #define CAN_F1R1_FB14_Pos (14U)
  2558. #define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
  2559. #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */
  2560. #define CAN_F1R1_FB15_Pos (15U)
  2561. #define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
  2562. #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */
  2563. #define CAN_F1R1_FB16_Pos (16U)
  2564. #define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
  2565. #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */
  2566. #define CAN_F1R1_FB17_Pos (17U)
  2567. #define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
  2568. #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */
  2569. #define CAN_F1R1_FB18_Pos (18U)
  2570. #define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
  2571. #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */
  2572. #define CAN_F1R1_FB19_Pos (19U)
  2573. #define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
  2574. #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */
  2575. #define CAN_F1R1_FB20_Pos (20U)
  2576. #define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
  2577. #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */
  2578. #define CAN_F1R1_FB21_Pos (21U)
  2579. #define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
  2580. #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */
  2581. #define CAN_F1R1_FB22_Pos (22U)
  2582. #define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
  2583. #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */
  2584. #define CAN_F1R1_FB23_Pos (23U)
  2585. #define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
  2586. #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */
  2587. #define CAN_F1R1_FB24_Pos (24U)
  2588. #define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
  2589. #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */
  2590. #define CAN_F1R1_FB25_Pos (25U)
  2591. #define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
  2592. #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */
  2593. #define CAN_F1R1_FB26_Pos (26U)
  2594. #define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
  2595. #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */
  2596. #define CAN_F1R1_FB27_Pos (27U)
  2597. #define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
  2598. #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */
  2599. #define CAN_F1R1_FB28_Pos (28U)
  2600. #define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
  2601. #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */
  2602. #define CAN_F1R1_FB29_Pos (29U)
  2603. #define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
  2604. #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */
  2605. #define CAN_F1R1_FB30_Pos (30U)
  2606. #define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
  2607. #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */
  2608. #define CAN_F1R1_FB31_Pos (31U)
  2609. #define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
  2610. #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */
  2611. /******************* Bit definition for CAN_F2R1 register *******************/
  2612. #define CAN_F2R1_FB0_Pos (0U)
  2613. #define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
  2614. #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */
  2615. #define CAN_F2R1_FB1_Pos (1U)
  2616. #define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
  2617. #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */
  2618. #define CAN_F2R1_FB2_Pos (2U)
  2619. #define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
  2620. #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */
  2621. #define CAN_F2R1_FB3_Pos (3U)
  2622. #define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
  2623. #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */
  2624. #define CAN_F2R1_FB4_Pos (4U)
  2625. #define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
  2626. #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */
  2627. #define CAN_F2R1_FB5_Pos (5U)
  2628. #define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
  2629. #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */
  2630. #define CAN_F2R1_FB6_Pos (6U)
  2631. #define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
  2632. #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */
  2633. #define CAN_F2R1_FB7_Pos (7U)
  2634. #define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
  2635. #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */
  2636. #define CAN_F2R1_FB8_Pos (8U)
  2637. #define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
  2638. #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */
  2639. #define CAN_F2R1_FB9_Pos (9U)
  2640. #define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
  2641. #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */
  2642. #define CAN_F2R1_FB10_Pos (10U)
  2643. #define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
  2644. #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */
  2645. #define CAN_F2R1_FB11_Pos (11U)
  2646. #define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
  2647. #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */
  2648. #define CAN_F2R1_FB12_Pos (12U)
  2649. #define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
  2650. #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */
  2651. #define CAN_F2R1_FB13_Pos (13U)
  2652. #define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
  2653. #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */
  2654. #define CAN_F2R1_FB14_Pos (14U)
  2655. #define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
  2656. #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */
  2657. #define CAN_F2R1_FB15_Pos (15U)
  2658. #define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
  2659. #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */
  2660. #define CAN_F2R1_FB16_Pos (16U)
  2661. #define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
  2662. #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */
  2663. #define CAN_F2R1_FB17_Pos (17U)
  2664. #define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
  2665. #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */
  2666. #define CAN_F2R1_FB18_Pos (18U)
  2667. #define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
  2668. #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */
  2669. #define CAN_F2R1_FB19_Pos (19U)
  2670. #define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
  2671. #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */
  2672. #define CAN_F2R1_FB20_Pos (20U)
  2673. #define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
  2674. #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */
  2675. #define CAN_F2R1_FB21_Pos (21U)
  2676. #define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
  2677. #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */
  2678. #define CAN_F2R1_FB22_Pos (22U)
  2679. #define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
  2680. #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */
  2681. #define CAN_F2R1_FB23_Pos (23U)
  2682. #define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
  2683. #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */
  2684. #define CAN_F2R1_FB24_Pos (24U)
  2685. #define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
  2686. #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */
  2687. #define CAN_F2R1_FB25_Pos (25U)
  2688. #define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
  2689. #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */
  2690. #define CAN_F2R1_FB26_Pos (26U)
  2691. #define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
  2692. #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */
  2693. #define CAN_F2R1_FB27_Pos (27U)
  2694. #define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
  2695. #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */
  2696. #define CAN_F2R1_FB28_Pos (28U)
  2697. #define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
  2698. #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */
  2699. #define CAN_F2R1_FB29_Pos (29U)
  2700. #define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
  2701. #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */
  2702. #define CAN_F2R1_FB30_Pos (30U)
  2703. #define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
  2704. #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */
  2705. #define CAN_F2R1_FB31_Pos (31U)
  2706. #define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
  2707. #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */
  2708. /******************* Bit definition for CAN_F3R1 register *******************/
  2709. #define CAN_F3R1_FB0_Pos (0U)
  2710. #define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
  2711. #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */
  2712. #define CAN_F3R1_FB1_Pos (1U)
  2713. #define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
  2714. #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */
  2715. #define CAN_F3R1_FB2_Pos (2U)
  2716. #define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
  2717. #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */
  2718. #define CAN_F3R1_FB3_Pos (3U)
  2719. #define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
  2720. #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */
  2721. #define CAN_F3R1_FB4_Pos (4U)
  2722. #define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
  2723. #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */
  2724. #define CAN_F3R1_FB5_Pos (5U)
  2725. #define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
  2726. #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */
  2727. #define CAN_F3R1_FB6_Pos (6U)
  2728. #define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
  2729. #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */
  2730. #define CAN_F3R1_FB7_Pos (7U)
  2731. #define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
  2732. #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */
  2733. #define CAN_F3R1_FB8_Pos (8U)
  2734. #define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
  2735. #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */
  2736. #define CAN_F3R1_FB9_Pos (9U)
  2737. #define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
  2738. #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */
  2739. #define CAN_F3R1_FB10_Pos (10U)
  2740. #define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
  2741. #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */
  2742. #define CAN_F3R1_FB11_Pos (11U)
  2743. #define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
  2744. #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */
  2745. #define CAN_F3R1_FB12_Pos (12U)
  2746. #define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
  2747. #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */
  2748. #define CAN_F3R1_FB13_Pos (13U)
  2749. #define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
  2750. #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */
  2751. #define CAN_F3R1_FB14_Pos (14U)
  2752. #define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
  2753. #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */
  2754. #define CAN_F3R1_FB15_Pos (15U)
  2755. #define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
  2756. #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */
  2757. #define CAN_F3R1_FB16_Pos (16U)
  2758. #define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
  2759. #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */
  2760. #define CAN_F3R1_FB17_Pos (17U)
  2761. #define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
  2762. #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */
  2763. #define CAN_F3R1_FB18_Pos (18U)
  2764. #define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
  2765. #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */
  2766. #define CAN_F3R1_FB19_Pos (19U)
  2767. #define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
  2768. #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */
  2769. #define CAN_F3R1_FB20_Pos (20U)
  2770. #define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
  2771. #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */
  2772. #define CAN_F3R1_FB21_Pos (21U)
  2773. #define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
  2774. #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */
  2775. #define CAN_F3R1_FB22_Pos (22U)
  2776. #define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
  2777. #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */
  2778. #define CAN_F3R1_FB23_Pos (23U)
  2779. #define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
  2780. #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */
  2781. #define CAN_F3R1_FB24_Pos (24U)
  2782. #define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
  2783. #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */
  2784. #define CAN_F3R1_FB25_Pos (25U)
  2785. #define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
  2786. #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */
  2787. #define CAN_F3R1_FB26_Pos (26U)
  2788. #define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
  2789. #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */
  2790. #define CAN_F3R1_FB27_Pos (27U)
  2791. #define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
  2792. #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */
  2793. #define CAN_F3R1_FB28_Pos (28U)
  2794. #define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
  2795. #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */
  2796. #define CAN_F3R1_FB29_Pos (29U)
  2797. #define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
  2798. #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */
  2799. #define CAN_F3R1_FB30_Pos (30U)
  2800. #define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
  2801. #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */
  2802. #define CAN_F3R1_FB31_Pos (31U)
  2803. #define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
  2804. #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */
  2805. /******************* Bit definition for CAN_F4R1 register *******************/
  2806. #define CAN_F4R1_FB0_Pos (0U)
  2807. #define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
  2808. #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */
  2809. #define CAN_F4R1_FB1_Pos (1U)
  2810. #define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
  2811. #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */
  2812. #define CAN_F4R1_FB2_Pos (2U)
  2813. #define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
  2814. #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */
  2815. #define CAN_F4R1_FB3_Pos (3U)
  2816. #define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
  2817. #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */
  2818. #define CAN_F4R1_FB4_Pos (4U)
  2819. #define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
  2820. #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */
  2821. #define CAN_F4R1_FB5_Pos (5U)
  2822. #define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
  2823. #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */
  2824. #define CAN_F4R1_FB6_Pos (6U)
  2825. #define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
  2826. #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */
  2827. #define CAN_F4R1_FB7_Pos (7U)
  2828. #define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
  2829. #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */
  2830. #define CAN_F4R1_FB8_Pos (8U)
  2831. #define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
  2832. #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */
  2833. #define CAN_F4R1_FB9_Pos (9U)
  2834. #define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
  2835. #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */
  2836. #define CAN_F4R1_FB10_Pos (10U)
  2837. #define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
  2838. #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */
  2839. #define CAN_F4R1_FB11_Pos (11U)
  2840. #define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
  2841. #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */
  2842. #define CAN_F4R1_FB12_Pos (12U)
  2843. #define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
  2844. #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */
  2845. #define CAN_F4R1_FB13_Pos (13U)
  2846. #define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
  2847. #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */
  2848. #define CAN_F4R1_FB14_Pos (14U)
  2849. #define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
  2850. #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */
  2851. #define CAN_F4R1_FB15_Pos (15U)
  2852. #define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
  2853. #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */
  2854. #define CAN_F4R1_FB16_Pos (16U)
  2855. #define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
  2856. #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */
  2857. #define CAN_F4R1_FB17_Pos (17U)
  2858. #define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
  2859. #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */
  2860. #define CAN_F4R1_FB18_Pos (18U)
  2861. #define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
  2862. #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */
  2863. #define CAN_F4R1_FB19_Pos (19U)
  2864. #define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
  2865. #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */
  2866. #define CAN_F4R1_FB20_Pos (20U)
  2867. #define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
  2868. #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */
  2869. #define CAN_F4R1_FB21_Pos (21U)
  2870. #define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
  2871. #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */
  2872. #define CAN_F4R1_FB22_Pos (22U)
  2873. #define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
  2874. #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */
  2875. #define CAN_F4R1_FB23_Pos (23U)
  2876. #define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
  2877. #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */
  2878. #define CAN_F4R1_FB24_Pos (24U)
  2879. #define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
  2880. #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */
  2881. #define CAN_F4R1_FB25_Pos (25U)
  2882. #define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
  2883. #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */
  2884. #define CAN_F4R1_FB26_Pos (26U)
  2885. #define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
  2886. #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */
  2887. #define CAN_F4R1_FB27_Pos (27U)
  2888. #define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
  2889. #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */
  2890. #define CAN_F4R1_FB28_Pos (28U)
  2891. #define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
  2892. #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */
  2893. #define CAN_F4R1_FB29_Pos (29U)
  2894. #define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
  2895. #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */
  2896. #define CAN_F4R1_FB30_Pos (30U)
  2897. #define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
  2898. #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */
  2899. #define CAN_F4R1_FB31_Pos (31U)
  2900. #define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
  2901. #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */
  2902. /******************* Bit definition for CAN_F5R1 register *******************/
  2903. #define CAN_F5R1_FB0_Pos (0U)
  2904. #define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
  2905. #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */
  2906. #define CAN_F5R1_FB1_Pos (1U)
  2907. #define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
  2908. #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */
  2909. #define CAN_F5R1_FB2_Pos (2U)
  2910. #define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
  2911. #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */
  2912. #define CAN_F5R1_FB3_Pos (3U)
  2913. #define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
  2914. #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */
  2915. #define CAN_F5R1_FB4_Pos (4U)
  2916. #define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
  2917. #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */
  2918. #define CAN_F5R1_FB5_Pos (5U)
  2919. #define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
  2920. #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */
  2921. #define CAN_F5R1_FB6_Pos (6U)
  2922. #define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
  2923. #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */
  2924. #define CAN_F5R1_FB7_Pos (7U)
  2925. #define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
  2926. #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */
  2927. #define CAN_F5R1_FB8_Pos (8U)
  2928. #define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
  2929. #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */
  2930. #define CAN_F5R1_FB9_Pos (9U)
  2931. #define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
  2932. #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */
  2933. #define CAN_F5R1_FB10_Pos (10U)
  2934. #define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
  2935. #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */
  2936. #define CAN_F5R1_FB11_Pos (11U)
  2937. #define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
  2938. #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */
  2939. #define CAN_F5R1_FB12_Pos (12U)
  2940. #define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
  2941. #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */
  2942. #define CAN_F5R1_FB13_Pos (13U)
  2943. #define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
  2944. #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */
  2945. #define CAN_F5R1_FB14_Pos (14U)
  2946. #define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
  2947. #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */
  2948. #define CAN_F5R1_FB15_Pos (15U)
  2949. #define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
  2950. #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */
  2951. #define CAN_F5R1_FB16_Pos (16U)
  2952. #define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
  2953. #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */
  2954. #define CAN_F5R1_FB17_Pos (17U)
  2955. #define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
  2956. #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */
  2957. #define CAN_F5R1_FB18_Pos (18U)
  2958. #define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
  2959. #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */
  2960. #define CAN_F5R1_FB19_Pos (19U)
  2961. #define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
  2962. #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */
  2963. #define CAN_F5R1_FB20_Pos (20U)
  2964. #define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
  2965. #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */
  2966. #define CAN_F5R1_FB21_Pos (21U)
  2967. #define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
  2968. #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */
  2969. #define CAN_F5R1_FB22_Pos (22U)
  2970. #define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
  2971. #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */
  2972. #define CAN_F5R1_FB23_Pos (23U)
  2973. #define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
  2974. #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */
  2975. #define CAN_F5R1_FB24_Pos (24U)
  2976. #define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
  2977. #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */
  2978. #define CAN_F5R1_FB25_Pos (25U)
  2979. #define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
  2980. #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */
  2981. #define CAN_F5R1_FB26_Pos (26U)
  2982. #define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
  2983. #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */
  2984. #define CAN_F5R1_FB27_Pos (27U)
  2985. #define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
  2986. #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */
  2987. #define CAN_F5R1_FB28_Pos (28U)
  2988. #define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
  2989. #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */
  2990. #define CAN_F5R1_FB29_Pos (29U)
  2991. #define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
  2992. #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */
  2993. #define CAN_F5R1_FB30_Pos (30U)
  2994. #define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
  2995. #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */
  2996. #define CAN_F5R1_FB31_Pos (31U)
  2997. #define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
  2998. #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */
  2999. /******************* Bit definition for CAN_F6R1 register *******************/
  3000. #define CAN_F6R1_FB0_Pos (0U)
  3001. #define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
  3002. #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */
  3003. #define CAN_F6R1_FB1_Pos (1U)
  3004. #define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
  3005. #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */
  3006. #define CAN_F6R1_FB2_Pos (2U)
  3007. #define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
  3008. #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */
  3009. #define CAN_F6R1_FB3_Pos (3U)
  3010. #define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
  3011. #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */
  3012. #define CAN_F6R1_FB4_Pos (4U)
  3013. #define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
  3014. #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */
  3015. #define CAN_F6R1_FB5_Pos (5U)
  3016. #define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
  3017. #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */
  3018. #define CAN_F6R1_FB6_Pos (6U)
  3019. #define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
  3020. #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */
  3021. #define CAN_F6R1_FB7_Pos (7U)
  3022. #define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
  3023. #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */
  3024. #define CAN_F6R1_FB8_Pos (8U)
  3025. #define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
  3026. #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */
  3027. #define CAN_F6R1_FB9_Pos (9U)
  3028. #define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
  3029. #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */
  3030. #define CAN_F6R1_FB10_Pos (10U)
  3031. #define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
  3032. #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */
  3033. #define CAN_F6R1_FB11_Pos (11U)
  3034. #define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
  3035. #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */
  3036. #define CAN_F6R1_FB12_Pos (12U)
  3037. #define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
  3038. #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */
  3039. #define CAN_F6R1_FB13_Pos (13U)
  3040. #define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
  3041. #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */
  3042. #define CAN_F6R1_FB14_Pos (14U)
  3043. #define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
  3044. #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */
  3045. #define CAN_F6R1_FB15_Pos (15U)
  3046. #define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
  3047. #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */
  3048. #define CAN_F6R1_FB16_Pos (16U)
  3049. #define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
  3050. #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */
  3051. #define CAN_F6R1_FB17_Pos (17U)
  3052. #define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
  3053. #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */
  3054. #define CAN_F6R1_FB18_Pos (18U)
  3055. #define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
  3056. #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */
  3057. #define CAN_F6R1_FB19_Pos (19U)
  3058. #define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
  3059. #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */
  3060. #define CAN_F6R1_FB20_Pos (20U)
  3061. #define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
  3062. #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */
  3063. #define CAN_F6R1_FB21_Pos (21U)
  3064. #define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
  3065. #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */
  3066. #define CAN_F6R1_FB22_Pos (22U)
  3067. #define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
  3068. #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */
  3069. #define CAN_F6R1_FB23_Pos (23U)
  3070. #define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
  3071. #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */
  3072. #define CAN_F6R1_FB24_Pos (24U)
  3073. #define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
  3074. #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */
  3075. #define CAN_F6R1_FB25_Pos (25U)
  3076. #define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
  3077. #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */
  3078. #define CAN_F6R1_FB26_Pos (26U)
  3079. #define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
  3080. #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */
  3081. #define CAN_F6R1_FB27_Pos (27U)
  3082. #define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
  3083. #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */
  3084. #define CAN_F6R1_FB28_Pos (28U)
  3085. #define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
  3086. #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */
  3087. #define CAN_F6R1_FB29_Pos (29U)
  3088. #define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
  3089. #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */
  3090. #define CAN_F6R1_FB30_Pos (30U)
  3091. #define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
  3092. #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */
  3093. #define CAN_F6R1_FB31_Pos (31U)
  3094. #define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
  3095. #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */
  3096. /******************* Bit definition for CAN_F7R1 register *******************/
  3097. #define CAN_F7R1_FB0_Pos (0U)
  3098. #define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
  3099. #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */
  3100. #define CAN_F7R1_FB1_Pos (1U)
  3101. #define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
  3102. #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */
  3103. #define CAN_F7R1_FB2_Pos (2U)
  3104. #define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
  3105. #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */
  3106. #define CAN_F7R1_FB3_Pos (3U)
  3107. #define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
  3108. #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */
  3109. #define CAN_F7R1_FB4_Pos (4U)
  3110. #define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
  3111. #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */
  3112. #define CAN_F7R1_FB5_Pos (5U)
  3113. #define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
  3114. #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */
  3115. #define CAN_F7R1_FB6_Pos (6U)
  3116. #define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
  3117. #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */
  3118. #define CAN_F7R1_FB7_Pos (7U)
  3119. #define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
  3120. #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */
  3121. #define CAN_F7R1_FB8_Pos (8U)
  3122. #define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
  3123. #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */
  3124. #define CAN_F7R1_FB9_Pos (9U)
  3125. #define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
  3126. #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */
  3127. #define CAN_F7R1_FB10_Pos (10U)
  3128. #define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
  3129. #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */
  3130. #define CAN_F7R1_FB11_Pos (11U)
  3131. #define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
  3132. #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */
  3133. #define CAN_F7R1_FB12_Pos (12U)
  3134. #define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
  3135. #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */
  3136. #define CAN_F7R1_FB13_Pos (13U)
  3137. #define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
  3138. #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */
  3139. #define CAN_F7R1_FB14_Pos (14U)
  3140. #define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
  3141. #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */
  3142. #define CAN_F7R1_FB15_Pos (15U)
  3143. #define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
  3144. #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */
  3145. #define CAN_F7R1_FB16_Pos (16U)
  3146. #define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
  3147. #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */
  3148. #define CAN_F7R1_FB17_Pos (17U)
  3149. #define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
  3150. #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */
  3151. #define CAN_F7R1_FB18_Pos (18U)
  3152. #define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
  3153. #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */
  3154. #define CAN_F7R1_FB19_Pos (19U)
  3155. #define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
  3156. #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */
  3157. #define CAN_F7R1_FB20_Pos (20U)
  3158. #define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
  3159. #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */
  3160. #define CAN_F7R1_FB21_Pos (21U)
  3161. #define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
  3162. #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */
  3163. #define CAN_F7R1_FB22_Pos (22U)
  3164. #define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
  3165. #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */
  3166. #define CAN_F7R1_FB23_Pos (23U)
  3167. #define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
  3168. #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */
  3169. #define CAN_F7R1_FB24_Pos (24U)
  3170. #define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
  3171. #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */
  3172. #define CAN_F7R1_FB25_Pos (25U)
  3173. #define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
  3174. #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */
  3175. #define CAN_F7R1_FB26_Pos (26U)
  3176. #define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
  3177. #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */
  3178. #define CAN_F7R1_FB27_Pos (27U)
  3179. #define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
  3180. #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */
  3181. #define CAN_F7R1_FB28_Pos (28U)
  3182. #define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
  3183. #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */
  3184. #define CAN_F7R1_FB29_Pos (29U)
  3185. #define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
  3186. #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */
  3187. #define CAN_F7R1_FB30_Pos (30U)
  3188. #define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
  3189. #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */
  3190. #define CAN_F7R1_FB31_Pos (31U)
  3191. #define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
  3192. #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */
  3193. /******************* Bit definition for CAN_F8R1 register *******************/
  3194. #define CAN_F8R1_FB0_Pos (0U)
  3195. #define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
  3196. #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */
  3197. #define CAN_F8R1_FB1_Pos (1U)
  3198. #define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
  3199. #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */
  3200. #define CAN_F8R1_FB2_Pos (2U)
  3201. #define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
  3202. #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */
  3203. #define CAN_F8R1_FB3_Pos (3U)
  3204. #define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
  3205. #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */
  3206. #define CAN_F8R1_FB4_Pos (4U)
  3207. #define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
  3208. #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */
  3209. #define CAN_F8R1_FB5_Pos (5U)
  3210. #define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
  3211. #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */
  3212. #define CAN_F8R1_FB6_Pos (6U)
  3213. #define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
  3214. #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */
  3215. #define CAN_F8R1_FB7_Pos (7U)
  3216. #define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
  3217. #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */
  3218. #define CAN_F8R1_FB8_Pos (8U)
  3219. #define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
  3220. #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */
  3221. #define CAN_F8R1_FB9_Pos (9U)
  3222. #define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
  3223. #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */
  3224. #define CAN_F8R1_FB10_Pos (10U)
  3225. #define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
  3226. #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */
  3227. #define CAN_F8R1_FB11_Pos (11U)
  3228. #define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
  3229. #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */
  3230. #define CAN_F8R1_FB12_Pos (12U)
  3231. #define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
  3232. #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */
  3233. #define CAN_F8R1_FB13_Pos (13U)
  3234. #define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
  3235. #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */
  3236. #define CAN_F8R1_FB14_Pos (14U)
  3237. #define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
  3238. #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */
  3239. #define CAN_F8R1_FB15_Pos (15U)
  3240. #define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
  3241. #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */
  3242. #define CAN_F8R1_FB16_Pos (16U)
  3243. #define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
  3244. #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */
  3245. #define CAN_F8R1_FB17_Pos (17U)
  3246. #define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
  3247. #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */
  3248. #define CAN_F8R1_FB18_Pos (18U)
  3249. #define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
  3250. #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */
  3251. #define CAN_F8R1_FB19_Pos (19U)
  3252. #define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
  3253. #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */
  3254. #define CAN_F8R1_FB20_Pos (20U)
  3255. #define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
  3256. #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */
  3257. #define CAN_F8R1_FB21_Pos (21U)
  3258. #define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
  3259. #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */
  3260. #define CAN_F8R1_FB22_Pos (22U)
  3261. #define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
  3262. #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */
  3263. #define CAN_F8R1_FB23_Pos (23U)
  3264. #define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
  3265. #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */
  3266. #define CAN_F8R1_FB24_Pos (24U)
  3267. #define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
  3268. #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */
  3269. #define CAN_F8R1_FB25_Pos (25U)
  3270. #define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
  3271. #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */
  3272. #define CAN_F8R1_FB26_Pos (26U)
  3273. #define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
  3274. #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */
  3275. #define CAN_F8R1_FB27_Pos (27U)
  3276. #define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
  3277. #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */
  3278. #define CAN_F8R1_FB28_Pos (28U)
  3279. #define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
  3280. #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */
  3281. #define CAN_F8R1_FB29_Pos (29U)
  3282. #define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
  3283. #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */
  3284. #define CAN_F8R1_FB30_Pos (30U)
  3285. #define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
  3286. #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */
  3287. #define CAN_F8R1_FB31_Pos (31U)
  3288. #define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
  3289. #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */
  3290. /******************* Bit definition for CAN_F9R1 register *******************/
  3291. #define CAN_F9R1_FB0_Pos (0U)
  3292. #define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
  3293. #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */
  3294. #define CAN_F9R1_FB1_Pos (1U)
  3295. #define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
  3296. #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */
  3297. #define CAN_F9R1_FB2_Pos (2U)
  3298. #define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
  3299. #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */
  3300. #define CAN_F9R1_FB3_Pos (3U)
  3301. #define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
  3302. #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */
  3303. #define CAN_F9R1_FB4_Pos (4U)
  3304. #define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
  3305. #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */
  3306. #define CAN_F9R1_FB5_Pos (5U)
  3307. #define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
  3308. #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */
  3309. #define CAN_F9R1_FB6_Pos (6U)
  3310. #define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
  3311. #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */
  3312. #define CAN_F9R1_FB7_Pos (7U)
  3313. #define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
  3314. #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */
  3315. #define CAN_F9R1_FB8_Pos (8U)
  3316. #define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
  3317. #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */
  3318. #define CAN_F9R1_FB9_Pos (9U)
  3319. #define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
  3320. #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */
  3321. #define CAN_F9R1_FB10_Pos (10U)
  3322. #define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
  3323. #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */
  3324. #define CAN_F9R1_FB11_Pos (11U)
  3325. #define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
  3326. #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */
  3327. #define CAN_F9R1_FB12_Pos (12U)
  3328. #define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
  3329. #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */
  3330. #define CAN_F9R1_FB13_Pos (13U)
  3331. #define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
  3332. #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */
  3333. #define CAN_F9R1_FB14_Pos (14U)
  3334. #define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
  3335. #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */
  3336. #define CAN_F9R1_FB15_Pos (15U)
  3337. #define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
  3338. #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */
  3339. #define CAN_F9R1_FB16_Pos (16U)
  3340. #define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
  3341. #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */
  3342. #define CAN_F9R1_FB17_Pos (17U)
  3343. #define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
  3344. #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */
  3345. #define CAN_F9R1_FB18_Pos (18U)
  3346. #define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
  3347. #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */
  3348. #define CAN_F9R1_FB19_Pos (19U)
  3349. #define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
  3350. #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */
  3351. #define CAN_F9R1_FB20_Pos (20U)
  3352. #define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
  3353. #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */
  3354. #define CAN_F9R1_FB21_Pos (21U)
  3355. #define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
  3356. #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */
  3357. #define CAN_F9R1_FB22_Pos (22U)
  3358. #define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
  3359. #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */
  3360. #define CAN_F9R1_FB23_Pos (23U)
  3361. #define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
  3362. #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */
  3363. #define CAN_F9R1_FB24_Pos (24U)
  3364. #define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
  3365. #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */
  3366. #define CAN_F9R1_FB25_Pos (25U)
  3367. #define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
  3368. #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */
  3369. #define CAN_F9R1_FB26_Pos (26U)
  3370. #define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
  3371. #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */
  3372. #define CAN_F9R1_FB27_Pos (27U)
  3373. #define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
  3374. #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */
  3375. #define CAN_F9R1_FB28_Pos (28U)
  3376. #define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
  3377. #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */
  3378. #define CAN_F9R1_FB29_Pos (29U)
  3379. #define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
  3380. #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */
  3381. #define CAN_F9R1_FB30_Pos (30U)
  3382. #define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
  3383. #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */
  3384. #define CAN_F9R1_FB31_Pos (31U)
  3385. #define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
  3386. #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */
  3387. /******************* Bit definition for CAN_F10R1 register ******************/
  3388. #define CAN_F10R1_FB0_Pos (0U)
  3389. #define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
  3390. #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */
  3391. #define CAN_F10R1_FB1_Pos (1U)
  3392. #define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
  3393. #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */
  3394. #define CAN_F10R1_FB2_Pos (2U)
  3395. #define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
  3396. #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */
  3397. #define CAN_F10R1_FB3_Pos (3U)
  3398. #define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
  3399. #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */
  3400. #define CAN_F10R1_FB4_Pos (4U)
  3401. #define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
  3402. #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */
  3403. #define CAN_F10R1_FB5_Pos (5U)
  3404. #define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
  3405. #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */
  3406. #define CAN_F10R1_FB6_Pos (6U)
  3407. #define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
  3408. #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */
  3409. #define CAN_F10R1_FB7_Pos (7U)
  3410. #define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
  3411. #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */
  3412. #define CAN_F10R1_FB8_Pos (8U)
  3413. #define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
  3414. #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */
  3415. #define CAN_F10R1_FB9_Pos (9U)
  3416. #define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
  3417. #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */
  3418. #define CAN_F10R1_FB10_Pos (10U)
  3419. #define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
  3420. #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */
  3421. #define CAN_F10R1_FB11_Pos (11U)
  3422. #define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
  3423. #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */
  3424. #define CAN_F10R1_FB12_Pos (12U)
  3425. #define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
  3426. #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */
  3427. #define CAN_F10R1_FB13_Pos (13U)
  3428. #define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
  3429. #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */
  3430. #define CAN_F10R1_FB14_Pos (14U)
  3431. #define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
  3432. #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */
  3433. #define CAN_F10R1_FB15_Pos (15U)
  3434. #define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
  3435. #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */
  3436. #define CAN_F10R1_FB16_Pos (16U)
  3437. #define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
  3438. #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */
  3439. #define CAN_F10R1_FB17_Pos (17U)
  3440. #define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
  3441. #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */
  3442. #define CAN_F10R1_FB18_Pos (18U)
  3443. #define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
  3444. #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */
  3445. #define CAN_F10R1_FB19_Pos (19U)
  3446. #define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
  3447. #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */
  3448. #define CAN_F10R1_FB20_Pos (20U)
  3449. #define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
  3450. #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */
  3451. #define CAN_F10R1_FB21_Pos (21U)
  3452. #define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
  3453. #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */
  3454. #define CAN_F10R1_FB22_Pos (22U)
  3455. #define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
  3456. #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */
  3457. #define CAN_F10R1_FB23_Pos (23U)
  3458. #define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
  3459. #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */
  3460. #define CAN_F10R1_FB24_Pos (24U)
  3461. #define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
  3462. #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */
  3463. #define CAN_F10R1_FB25_Pos (25U)
  3464. #define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
  3465. #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */
  3466. #define CAN_F10R1_FB26_Pos (26U)
  3467. #define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
  3468. #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */
  3469. #define CAN_F10R1_FB27_Pos (27U)
  3470. #define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
  3471. #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */
  3472. #define CAN_F10R1_FB28_Pos (28U)
  3473. #define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
  3474. #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */
  3475. #define CAN_F10R1_FB29_Pos (29U)
  3476. #define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
  3477. #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */
  3478. #define CAN_F10R1_FB30_Pos (30U)
  3479. #define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
  3480. #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */
  3481. #define CAN_F10R1_FB31_Pos (31U)
  3482. #define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
  3483. #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */
  3484. /******************* Bit definition for CAN_F11R1 register ******************/
  3485. #define CAN_F11R1_FB0_Pos (0U)
  3486. #define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
  3487. #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */
  3488. #define CAN_F11R1_FB1_Pos (1U)
  3489. #define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
  3490. #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */
  3491. #define CAN_F11R1_FB2_Pos (2U)
  3492. #define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
  3493. #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */
  3494. #define CAN_F11R1_FB3_Pos (3U)
  3495. #define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
  3496. #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */
  3497. #define CAN_F11R1_FB4_Pos (4U)
  3498. #define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
  3499. #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */
  3500. #define CAN_F11R1_FB5_Pos (5U)
  3501. #define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
  3502. #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */
  3503. #define CAN_F11R1_FB6_Pos (6U)
  3504. #define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
  3505. #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */
  3506. #define CAN_F11R1_FB7_Pos (7U)
  3507. #define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
  3508. #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */
  3509. #define CAN_F11R1_FB8_Pos (8U)
  3510. #define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
  3511. #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */
  3512. #define CAN_F11R1_FB9_Pos (9U)
  3513. #define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
  3514. #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */
  3515. #define CAN_F11R1_FB10_Pos (10U)
  3516. #define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
  3517. #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */
  3518. #define CAN_F11R1_FB11_Pos (11U)
  3519. #define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
  3520. #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */
  3521. #define CAN_F11R1_FB12_Pos (12U)
  3522. #define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
  3523. #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */
  3524. #define CAN_F11R1_FB13_Pos (13U)
  3525. #define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
  3526. #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */
  3527. #define CAN_F11R1_FB14_Pos (14U)
  3528. #define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
  3529. #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */
  3530. #define CAN_F11R1_FB15_Pos (15U)
  3531. #define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
  3532. #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */
  3533. #define CAN_F11R1_FB16_Pos (16U)
  3534. #define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
  3535. #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */
  3536. #define CAN_F11R1_FB17_Pos (17U)
  3537. #define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
  3538. #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */
  3539. #define CAN_F11R1_FB18_Pos (18U)
  3540. #define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
  3541. #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */
  3542. #define CAN_F11R1_FB19_Pos (19U)
  3543. #define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
  3544. #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */
  3545. #define CAN_F11R1_FB20_Pos (20U)
  3546. #define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
  3547. #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */
  3548. #define CAN_F11R1_FB21_Pos (21U)
  3549. #define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
  3550. #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */
  3551. #define CAN_F11R1_FB22_Pos (22U)
  3552. #define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
  3553. #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */
  3554. #define CAN_F11R1_FB23_Pos (23U)
  3555. #define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
  3556. #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */
  3557. #define CAN_F11R1_FB24_Pos (24U)
  3558. #define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
  3559. #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */
  3560. #define CAN_F11R1_FB25_Pos (25U)
  3561. #define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
  3562. #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */
  3563. #define CAN_F11R1_FB26_Pos (26U)
  3564. #define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
  3565. #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */
  3566. #define CAN_F11R1_FB27_Pos (27U)
  3567. #define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
  3568. #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */
  3569. #define CAN_F11R1_FB28_Pos (28U)
  3570. #define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
  3571. #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */
  3572. #define CAN_F11R1_FB29_Pos (29U)
  3573. #define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
  3574. #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */
  3575. #define CAN_F11R1_FB30_Pos (30U)
  3576. #define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
  3577. #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */
  3578. #define CAN_F11R1_FB31_Pos (31U)
  3579. #define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
  3580. #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */
  3581. /******************* Bit definition for CAN_F12R1 register ******************/
  3582. #define CAN_F12R1_FB0_Pos (0U)
  3583. #define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
  3584. #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */
  3585. #define CAN_F12R1_FB1_Pos (1U)
  3586. #define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
  3587. #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */
  3588. #define CAN_F12R1_FB2_Pos (2U)
  3589. #define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
  3590. #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */
  3591. #define CAN_F12R1_FB3_Pos (3U)
  3592. #define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
  3593. #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */
  3594. #define CAN_F12R1_FB4_Pos (4U)
  3595. #define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
  3596. #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */
  3597. #define CAN_F12R1_FB5_Pos (5U)
  3598. #define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
  3599. #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */
  3600. #define CAN_F12R1_FB6_Pos (6U)
  3601. #define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
  3602. #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */
  3603. #define CAN_F12R1_FB7_Pos (7U)
  3604. #define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
  3605. #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */
  3606. #define CAN_F12R1_FB8_Pos (8U)
  3607. #define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
  3608. #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */
  3609. #define CAN_F12R1_FB9_Pos (9U)
  3610. #define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
  3611. #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */
  3612. #define CAN_F12R1_FB10_Pos (10U)
  3613. #define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
  3614. #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */
  3615. #define CAN_F12R1_FB11_Pos (11U)
  3616. #define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
  3617. #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */
  3618. #define CAN_F12R1_FB12_Pos (12U)
  3619. #define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
  3620. #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */
  3621. #define CAN_F12R1_FB13_Pos (13U)
  3622. #define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
  3623. #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */
  3624. #define CAN_F12R1_FB14_Pos (14U)
  3625. #define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
  3626. #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */
  3627. #define CAN_F12R1_FB15_Pos (15U)
  3628. #define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
  3629. #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */
  3630. #define CAN_F12R1_FB16_Pos (16U)
  3631. #define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
  3632. #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */
  3633. #define CAN_F12R1_FB17_Pos (17U)
  3634. #define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
  3635. #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */
  3636. #define CAN_F12R1_FB18_Pos (18U)
  3637. #define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
  3638. #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */
  3639. #define CAN_F12R1_FB19_Pos (19U)
  3640. #define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
  3641. #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */
  3642. #define CAN_F12R1_FB20_Pos (20U)
  3643. #define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
  3644. #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */
  3645. #define CAN_F12R1_FB21_Pos (21U)
  3646. #define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
  3647. #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */
  3648. #define CAN_F12R1_FB22_Pos (22U)
  3649. #define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
  3650. #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */
  3651. #define CAN_F12R1_FB23_Pos (23U)
  3652. #define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
  3653. #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */
  3654. #define CAN_F12R1_FB24_Pos (24U)
  3655. #define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
  3656. #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */
  3657. #define CAN_F12R1_FB25_Pos (25U)
  3658. #define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
  3659. #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */
  3660. #define CAN_F12R1_FB26_Pos (26U)
  3661. #define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
  3662. #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */
  3663. #define CAN_F12R1_FB27_Pos (27U)
  3664. #define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
  3665. #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */
  3666. #define CAN_F12R1_FB28_Pos (28U)
  3667. #define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
  3668. #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */
  3669. #define CAN_F12R1_FB29_Pos (29U)
  3670. #define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
  3671. #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */
  3672. #define CAN_F12R1_FB30_Pos (30U)
  3673. #define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
  3674. #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */
  3675. #define CAN_F12R1_FB31_Pos (31U)
  3676. #define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
  3677. #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */
  3678. /******************* Bit definition for CAN_F13R1 register ******************/
  3679. #define CAN_F13R1_FB0_Pos (0U)
  3680. #define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
  3681. #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */
  3682. #define CAN_F13R1_FB1_Pos (1U)
  3683. #define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
  3684. #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */
  3685. #define CAN_F13R1_FB2_Pos (2U)
  3686. #define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
  3687. #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */
  3688. #define CAN_F13R1_FB3_Pos (3U)
  3689. #define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
  3690. #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */
  3691. #define CAN_F13R1_FB4_Pos (4U)
  3692. #define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
  3693. #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */
  3694. #define CAN_F13R1_FB5_Pos (5U)
  3695. #define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
  3696. #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */
  3697. #define CAN_F13R1_FB6_Pos (6U)
  3698. #define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
  3699. #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */
  3700. #define CAN_F13R1_FB7_Pos (7U)
  3701. #define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
  3702. #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */
  3703. #define CAN_F13R1_FB8_Pos (8U)
  3704. #define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
  3705. #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */
  3706. #define CAN_F13R1_FB9_Pos (9U)
  3707. #define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
  3708. #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */
  3709. #define CAN_F13R1_FB10_Pos (10U)
  3710. #define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
  3711. #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */
  3712. #define CAN_F13R1_FB11_Pos (11U)
  3713. #define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
  3714. #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */
  3715. #define CAN_F13R1_FB12_Pos (12U)
  3716. #define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
  3717. #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */
  3718. #define CAN_F13R1_FB13_Pos (13U)
  3719. #define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
  3720. #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */
  3721. #define CAN_F13R1_FB14_Pos (14U)
  3722. #define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
  3723. #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */
  3724. #define CAN_F13R1_FB15_Pos (15U)
  3725. #define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
  3726. #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */
  3727. #define CAN_F13R1_FB16_Pos (16U)
  3728. #define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
  3729. #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */
  3730. #define CAN_F13R1_FB17_Pos (17U)
  3731. #define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
  3732. #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */
  3733. #define CAN_F13R1_FB18_Pos (18U)
  3734. #define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
  3735. #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */
  3736. #define CAN_F13R1_FB19_Pos (19U)
  3737. #define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
  3738. #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */
  3739. #define CAN_F13R1_FB20_Pos (20U)
  3740. #define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
  3741. #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */
  3742. #define CAN_F13R1_FB21_Pos (21U)
  3743. #define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
  3744. #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */
  3745. #define CAN_F13R1_FB22_Pos (22U)
  3746. #define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
  3747. #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */
  3748. #define CAN_F13R1_FB23_Pos (23U)
  3749. #define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
  3750. #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */
  3751. #define CAN_F13R1_FB24_Pos (24U)
  3752. #define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
  3753. #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */
  3754. #define CAN_F13R1_FB25_Pos (25U)
  3755. #define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
  3756. #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */
  3757. #define CAN_F13R1_FB26_Pos (26U)
  3758. #define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
  3759. #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */
  3760. #define CAN_F13R1_FB27_Pos (27U)
  3761. #define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
  3762. #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */
  3763. #define CAN_F13R1_FB28_Pos (28U)
  3764. #define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
  3765. #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */
  3766. #define CAN_F13R1_FB29_Pos (29U)
  3767. #define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
  3768. #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */
  3769. #define CAN_F13R1_FB30_Pos (30U)
  3770. #define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
  3771. #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */
  3772. #define CAN_F13R1_FB31_Pos (31U)
  3773. #define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
  3774. #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */
  3775. /******************* Bit definition for CAN_F0R2 register *******************/
  3776. #define CAN_F0R2_FB0_Pos (0U)
  3777. #define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
  3778. #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */
  3779. #define CAN_F0R2_FB1_Pos (1U)
  3780. #define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
  3781. #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */
  3782. #define CAN_F0R2_FB2_Pos (2U)
  3783. #define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
  3784. #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */
  3785. #define CAN_F0R2_FB3_Pos (3U)
  3786. #define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
  3787. #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */
  3788. #define CAN_F0R2_FB4_Pos (4U)
  3789. #define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
  3790. #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */
  3791. #define CAN_F0R2_FB5_Pos (5U)
  3792. #define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
  3793. #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */
  3794. #define CAN_F0R2_FB6_Pos (6U)
  3795. #define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
  3796. #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */
  3797. #define CAN_F0R2_FB7_Pos (7U)
  3798. #define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
  3799. #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */
  3800. #define CAN_F0R2_FB8_Pos (8U)
  3801. #define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
  3802. #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */
  3803. #define CAN_F0R2_FB9_Pos (9U)
  3804. #define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
  3805. #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */
  3806. #define CAN_F0R2_FB10_Pos (10U)
  3807. #define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
  3808. #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */
  3809. #define CAN_F0R2_FB11_Pos (11U)
  3810. #define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
  3811. #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */
  3812. #define CAN_F0R2_FB12_Pos (12U)
  3813. #define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
  3814. #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */
  3815. #define CAN_F0R2_FB13_Pos (13U)
  3816. #define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
  3817. #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */
  3818. #define CAN_F0R2_FB14_Pos (14U)
  3819. #define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
  3820. #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */
  3821. #define CAN_F0R2_FB15_Pos (15U)
  3822. #define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
  3823. #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */
  3824. #define CAN_F0R2_FB16_Pos (16U)
  3825. #define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
  3826. #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */
  3827. #define CAN_F0R2_FB17_Pos (17U)
  3828. #define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
  3829. #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */
  3830. #define CAN_F0R2_FB18_Pos (18U)
  3831. #define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
  3832. #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */
  3833. #define CAN_F0R2_FB19_Pos (19U)
  3834. #define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
  3835. #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */
  3836. #define CAN_F0R2_FB20_Pos (20U)
  3837. #define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
  3838. #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */
  3839. #define CAN_F0R2_FB21_Pos (21U)
  3840. #define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
  3841. #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */
  3842. #define CAN_F0R2_FB22_Pos (22U)
  3843. #define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
  3844. #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */
  3845. #define CAN_F0R2_FB23_Pos (23U)
  3846. #define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
  3847. #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */
  3848. #define CAN_F0R2_FB24_Pos (24U)
  3849. #define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
  3850. #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */
  3851. #define CAN_F0R2_FB25_Pos (25U)
  3852. #define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
  3853. #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */
  3854. #define CAN_F0R2_FB26_Pos (26U)
  3855. #define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
  3856. #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */
  3857. #define CAN_F0R2_FB27_Pos (27U)
  3858. #define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
  3859. #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */
  3860. #define CAN_F0R2_FB28_Pos (28U)
  3861. #define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
  3862. #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */
  3863. #define CAN_F0R2_FB29_Pos (29U)
  3864. #define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
  3865. #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */
  3866. #define CAN_F0R2_FB30_Pos (30U)
  3867. #define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
  3868. #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */
  3869. #define CAN_F0R2_FB31_Pos (31U)
  3870. #define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
  3871. #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */
  3872. /******************* Bit definition for CAN_F1R2 register *******************/
  3873. #define CAN_F1R2_FB0_Pos (0U)
  3874. #define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
  3875. #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */
  3876. #define CAN_F1R2_FB1_Pos (1U)
  3877. #define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
  3878. #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */
  3879. #define CAN_F1R2_FB2_Pos (2U)
  3880. #define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
  3881. #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */
  3882. #define CAN_F1R2_FB3_Pos (3U)
  3883. #define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
  3884. #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */
  3885. #define CAN_F1R2_FB4_Pos (4U)
  3886. #define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
  3887. #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */
  3888. #define CAN_F1R2_FB5_Pos (5U)
  3889. #define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
  3890. #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */
  3891. #define CAN_F1R2_FB6_Pos (6U)
  3892. #define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
  3893. #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */
  3894. #define CAN_F1R2_FB7_Pos (7U)
  3895. #define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
  3896. #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */
  3897. #define CAN_F1R2_FB8_Pos (8U)
  3898. #define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
  3899. #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */
  3900. #define CAN_F1R2_FB9_Pos (9U)
  3901. #define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
  3902. #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */
  3903. #define CAN_F1R2_FB10_Pos (10U)
  3904. #define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
  3905. #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */
  3906. #define CAN_F1R2_FB11_Pos (11U)
  3907. #define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
  3908. #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */
  3909. #define CAN_F1R2_FB12_Pos (12U)
  3910. #define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
  3911. #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */
  3912. #define CAN_F1R2_FB13_Pos (13U)
  3913. #define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
  3914. #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */
  3915. #define CAN_F1R2_FB14_Pos (14U)
  3916. #define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
  3917. #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */
  3918. #define CAN_F1R2_FB15_Pos (15U)
  3919. #define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
  3920. #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */
  3921. #define CAN_F1R2_FB16_Pos (16U)
  3922. #define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
  3923. #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */
  3924. #define CAN_F1R2_FB17_Pos (17U)
  3925. #define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
  3926. #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */
  3927. #define CAN_F1R2_FB18_Pos (18U)
  3928. #define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
  3929. #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */
  3930. #define CAN_F1R2_FB19_Pos (19U)
  3931. #define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
  3932. #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */
  3933. #define CAN_F1R2_FB20_Pos (20U)
  3934. #define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
  3935. #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */
  3936. #define CAN_F1R2_FB21_Pos (21U)
  3937. #define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
  3938. #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */
  3939. #define CAN_F1R2_FB22_Pos (22U)
  3940. #define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
  3941. #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */
  3942. #define CAN_F1R2_FB23_Pos (23U)
  3943. #define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
  3944. #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */
  3945. #define CAN_F1R2_FB24_Pos (24U)
  3946. #define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
  3947. #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */
  3948. #define CAN_F1R2_FB25_Pos (25U)
  3949. #define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
  3950. #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */
  3951. #define CAN_F1R2_FB26_Pos (26U)
  3952. #define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
  3953. #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */
  3954. #define CAN_F1R2_FB27_Pos (27U)
  3955. #define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
  3956. #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */
  3957. #define CAN_F1R2_FB28_Pos (28U)
  3958. #define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
  3959. #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */
  3960. #define CAN_F1R2_FB29_Pos (29U)
  3961. #define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
  3962. #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */
  3963. #define CAN_F1R2_FB30_Pos (30U)
  3964. #define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
  3965. #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */
  3966. #define CAN_F1R2_FB31_Pos (31U)
  3967. #define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
  3968. #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */
  3969. /******************* Bit definition for CAN_F2R2 register *******************/
  3970. #define CAN_F2R2_FB0_Pos (0U)
  3971. #define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
  3972. #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */
  3973. #define CAN_F2R2_FB1_Pos (1U)
  3974. #define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
  3975. #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */
  3976. #define CAN_F2R2_FB2_Pos (2U)
  3977. #define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
  3978. #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */
  3979. #define CAN_F2R2_FB3_Pos (3U)
  3980. #define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
  3981. #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */
  3982. #define CAN_F2R2_FB4_Pos (4U)
  3983. #define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
  3984. #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */
  3985. #define CAN_F2R2_FB5_Pos (5U)
  3986. #define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
  3987. #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */
  3988. #define CAN_F2R2_FB6_Pos (6U)
  3989. #define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
  3990. #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */
  3991. #define CAN_F2R2_FB7_Pos (7U)
  3992. #define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
  3993. #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */
  3994. #define CAN_F2R2_FB8_Pos (8U)
  3995. #define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
  3996. #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */
  3997. #define CAN_F2R2_FB9_Pos (9U)
  3998. #define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
  3999. #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */
  4000. #define CAN_F2R2_FB10_Pos (10U)
  4001. #define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
  4002. #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */
  4003. #define CAN_F2R2_FB11_Pos (11U)
  4004. #define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
  4005. #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */
  4006. #define CAN_F2R2_FB12_Pos (12U)
  4007. #define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
  4008. #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */
  4009. #define CAN_F2R2_FB13_Pos (13U)
  4010. #define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
  4011. #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */
  4012. #define CAN_F2R2_FB14_Pos (14U)
  4013. #define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
  4014. #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */
  4015. #define CAN_F2R2_FB15_Pos (15U)
  4016. #define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
  4017. #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */
  4018. #define CAN_F2R2_FB16_Pos (16U)
  4019. #define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
  4020. #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */
  4021. #define CAN_F2R2_FB17_Pos (17U)
  4022. #define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
  4023. #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */
  4024. #define CAN_F2R2_FB18_Pos (18U)
  4025. #define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
  4026. #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */
  4027. #define CAN_F2R2_FB19_Pos (19U)
  4028. #define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
  4029. #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */
  4030. #define CAN_F2R2_FB20_Pos (20U)
  4031. #define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
  4032. #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */
  4033. #define CAN_F2R2_FB21_Pos (21U)
  4034. #define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
  4035. #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */
  4036. #define CAN_F2R2_FB22_Pos (22U)
  4037. #define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
  4038. #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */
  4039. #define CAN_F2R2_FB23_Pos (23U)
  4040. #define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
  4041. #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */
  4042. #define CAN_F2R2_FB24_Pos (24U)
  4043. #define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
  4044. #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */
  4045. #define CAN_F2R2_FB25_Pos (25U)
  4046. #define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
  4047. #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */
  4048. #define CAN_F2R2_FB26_Pos (26U)
  4049. #define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
  4050. #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */
  4051. #define CAN_F2R2_FB27_Pos (27U)
  4052. #define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
  4053. #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */
  4054. #define CAN_F2R2_FB28_Pos (28U)
  4055. #define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
  4056. #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */
  4057. #define CAN_F2R2_FB29_Pos (29U)
  4058. #define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
  4059. #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */
  4060. #define CAN_F2R2_FB30_Pos (30U)
  4061. #define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
  4062. #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */
  4063. #define CAN_F2R2_FB31_Pos (31U)
  4064. #define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
  4065. #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */
  4066. /******************* Bit definition for CAN_F3R2 register *******************/
  4067. #define CAN_F3R2_FB0_Pos (0U)
  4068. #define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
  4069. #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */
  4070. #define CAN_F3R2_FB1_Pos (1U)
  4071. #define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
  4072. #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */
  4073. #define CAN_F3R2_FB2_Pos (2U)
  4074. #define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
  4075. #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */
  4076. #define CAN_F3R2_FB3_Pos (3U)
  4077. #define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
  4078. #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */
  4079. #define CAN_F3R2_FB4_Pos (4U)
  4080. #define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
  4081. #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */
  4082. #define CAN_F3R2_FB5_Pos (5U)
  4083. #define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
  4084. #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */
  4085. #define CAN_F3R2_FB6_Pos (6U)
  4086. #define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
  4087. #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */
  4088. #define CAN_F3R2_FB7_Pos (7U)
  4089. #define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
  4090. #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */
  4091. #define CAN_F3R2_FB8_Pos (8U)
  4092. #define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
  4093. #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */
  4094. #define CAN_F3R2_FB9_Pos (9U)
  4095. #define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
  4096. #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */
  4097. #define CAN_F3R2_FB10_Pos (10U)
  4098. #define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
  4099. #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */
  4100. #define CAN_F3R2_FB11_Pos (11U)
  4101. #define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
  4102. #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */
  4103. #define CAN_F3R2_FB12_Pos (12U)
  4104. #define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
  4105. #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */
  4106. #define CAN_F3R2_FB13_Pos (13U)
  4107. #define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
  4108. #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */
  4109. #define CAN_F3R2_FB14_Pos (14U)
  4110. #define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
  4111. #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */
  4112. #define CAN_F3R2_FB15_Pos (15U)
  4113. #define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
  4114. #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */
  4115. #define CAN_F3R2_FB16_Pos (16U)
  4116. #define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
  4117. #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */
  4118. #define CAN_F3R2_FB17_Pos (17U)
  4119. #define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
  4120. #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */
  4121. #define CAN_F3R2_FB18_Pos (18U)
  4122. #define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
  4123. #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */
  4124. #define CAN_F3R2_FB19_Pos (19U)
  4125. #define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
  4126. #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */
  4127. #define CAN_F3R2_FB20_Pos (20U)
  4128. #define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
  4129. #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */
  4130. #define CAN_F3R2_FB21_Pos (21U)
  4131. #define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
  4132. #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */
  4133. #define CAN_F3R2_FB22_Pos (22U)
  4134. #define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
  4135. #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */
  4136. #define CAN_F3R2_FB23_Pos (23U)
  4137. #define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
  4138. #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */
  4139. #define CAN_F3R2_FB24_Pos (24U)
  4140. #define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
  4141. #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */
  4142. #define CAN_F3R2_FB25_Pos (25U)
  4143. #define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
  4144. #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */
  4145. #define CAN_F3R2_FB26_Pos (26U)
  4146. #define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
  4147. #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */
  4148. #define CAN_F3R2_FB27_Pos (27U)
  4149. #define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
  4150. #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */
  4151. #define CAN_F3R2_FB28_Pos (28U)
  4152. #define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
  4153. #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */
  4154. #define CAN_F3R2_FB29_Pos (29U)
  4155. #define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
  4156. #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */
  4157. #define CAN_F3R2_FB30_Pos (30U)
  4158. #define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
  4159. #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */
  4160. #define CAN_F3R2_FB31_Pos (31U)
  4161. #define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
  4162. #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */
  4163. /******************* Bit definition for CAN_F4R2 register *******************/
  4164. #define CAN_F4R2_FB0_Pos (0U)
  4165. #define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
  4166. #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */
  4167. #define CAN_F4R2_FB1_Pos (1U)
  4168. #define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
  4169. #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */
  4170. #define CAN_F4R2_FB2_Pos (2U)
  4171. #define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
  4172. #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */
  4173. #define CAN_F4R2_FB3_Pos (3U)
  4174. #define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
  4175. #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */
  4176. #define CAN_F4R2_FB4_Pos (4U)
  4177. #define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
  4178. #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */
  4179. #define CAN_F4R2_FB5_Pos (5U)
  4180. #define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
  4181. #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */
  4182. #define CAN_F4R2_FB6_Pos (6U)
  4183. #define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
  4184. #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */
  4185. #define CAN_F4R2_FB7_Pos (7U)
  4186. #define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
  4187. #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */
  4188. #define CAN_F4R2_FB8_Pos (8U)
  4189. #define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
  4190. #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */
  4191. #define CAN_F4R2_FB9_Pos (9U)
  4192. #define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
  4193. #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */
  4194. #define CAN_F4R2_FB10_Pos (10U)
  4195. #define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
  4196. #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */
  4197. #define CAN_F4R2_FB11_Pos (11U)
  4198. #define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
  4199. #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */
  4200. #define CAN_F4R2_FB12_Pos (12U)
  4201. #define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
  4202. #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */
  4203. #define CAN_F4R2_FB13_Pos (13U)
  4204. #define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
  4205. #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */
  4206. #define CAN_F4R2_FB14_Pos (14U)
  4207. #define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
  4208. #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */
  4209. #define CAN_F4R2_FB15_Pos (15U)
  4210. #define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
  4211. #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */
  4212. #define CAN_F4R2_FB16_Pos (16U)
  4213. #define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
  4214. #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */
  4215. #define CAN_F4R2_FB17_Pos (17U)
  4216. #define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
  4217. #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */
  4218. #define CAN_F4R2_FB18_Pos (18U)
  4219. #define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
  4220. #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */
  4221. #define CAN_F4R2_FB19_Pos (19U)
  4222. #define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
  4223. #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */
  4224. #define CAN_F4R2_FB20_Pos (20U)
  4225. #define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
  4226. #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */
  4227. #define CAN_F4R2_FB21_Pos (21U)
  4228. #define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
  4229. #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */
  4230. #define CAN_F4R2_FB22_Pos (22U)
  4231. #define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
  4232. #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */
  4233. #define CAN_F4R2_FB23_Pos (23U)
  4234. #define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
  4235. #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */
  4236. #define CAN_F4R2_FB24_Pos (24U)
  4237. #define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
  4238. #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */
  4239. #define CAN_F4R2_FB25_Pos (25U)
  4240. #define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
  4241. #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */
  4242. #define CAN_F4R2_FB26_Pos (26U)
  4243. #define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
  4244. #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */
  4245. #define CAN_F4R2_FB27_Pos (27U)
  4246. #define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
  4247. #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */
  4248. #define CAN_F4R2_FB28_Pos (28U)
  4249. #define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
  4250. #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */
  4251. #define CAN_F4R2_FB29_Pos (29U)
  4252. #define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
  4253. #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */
  4254. #define CAN_F4R2_FB30_Pos (30U)
  4255. #define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
  4256. #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */
  4257. #define CAN_F4R2_FB31_Pos (31U)
  4258. #define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
  4259. #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */
  4260. /******************* Bit definition for CAN_F5R2 register *******************/
  4261. #define CAN_F5R2_FB0_Pos (0U)
  4262. #define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
  4263. #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */
  4264. #define CAN_F5R2_FB1_Pos (1U)
  4265. #define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
  4266. #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */
  4267. #define CAN_F5R2_FB2_Pos (2U)
  4268. #define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
  4269. #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */
  4270. #define CAN_F5R2_FB3_Pos (3U)
  4271. #define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
  4272. #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */
  4273. #define CAN_F5R2_FB4_Pos (4U)
  4274. #define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
  4275. #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */
  4276. #define CAN_F5R2_FB5_Pos (5U)
  4277. #define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
  4278. #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */
  4279. #define CAN_F5R2_FB6_Pos (6U)
  4280. #define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
  4281. #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */
  4282. #define CAN_F5R2_FB7_Pos (7U)
  4283. #define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
  4284. #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */
  4285. #define CAN_F5R2_FB8_Pos (8U)
  4286. #define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
  4287. #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */
  4288. #define CAN_F5R2_FB9_Pos (9U)
  4289. #define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
  4290. #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */
  4291. #define CAN_F5R2_FB10_Pos (10U)
  4292. #define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
  4293. #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */
  4294. #define CAN_F5R2_FB11_Pos (11U)
  4295. #define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
  4296. #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */
  4297. #define CAN_F5R2_FB12_Pos (12U)
  4298. #define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
  4299. #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */
  4300. #define CAN_F5R2_FB13_Pos (13U)
  4301. #define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
  4302. #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */
  4303. #define CAN_F5R2_FB14_Pos (14U)
  4304. #define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
  4305. #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */
  4306. #define CAN_F5R2_FB15_Pos (15U)
  4307. #define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
  4308. #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */
  4309. #define CAN_F5R2_FB16_Pos (16U)
  4310. #define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
  4311. #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */
  4312. #define CAN_F5R2_FB17_Pos (17U)
  4313. #define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
  4314. #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */
  4315. #define CAN_F5R2_FB18_Pos (18U)
  4316. #define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
  4317. #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */
  4318. #define CAN_F5R2_FB19_Pos (19U)
  4319. #define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
  4320. #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */
  4321. #define CAN_F5R2_FB20_Pos (20U)
  4322. #define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
  4323. #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */
  4324. #define CAN_F5R2_FB21_Pos (21U)
  4325. #define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
  4326. #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */
  4327. #define CAN_F5R2_FB22_Pos (22U)
  4328. #define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
  4329. #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */
  4330. #define CAN_F5R2_FB23_Pos (23U)
  4331. #define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
  4332. #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */
  4333. #define CAN_F5R2_FB24_Pos (24U)
  4334. #define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
  4335. #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */
  4336. #define CAN_F5R2_FB25_Pos (25U)
  4337. #define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
  4338. #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */
  4339. #define CAN_F5R2_FB26_Pos (26U)
  4340. #define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
  4341. #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */
  4342. #define CAN_F5R2_FB27_Pos (27U)
  4343. #define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
  4344. #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */
  4345. #define CAN_F5R2_FB28_Pos (28U)
  4346. #define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
  4347. #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */
  4348. #define CAN_F5R2_FB29_Pos (29U)
  4349. #define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
  4350. #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */
  4351. #define CAN_F5R2_FB30_Pos (30U)
  4352. #define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
  4353. #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */
  4354. #define CAN_F5R2_FB31_Pos (31U)
  4355. #define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
  4356. #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */
  4357. /******************* Bit definition for CAN_F6R2 register *******************/
  4358. #define CAN_F6R2_FB0_Pos (0U)
  4359. #define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
  4360. #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */
  4361. #define CAN_F6R2_FB1_Pos (1U)
  4362. #define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
  4363. #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */
  4364. #define CAN_F6R2_FB2_Pos (2U)
  4365. #define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
  4366. #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */
  4367. #define CAN_F6R2_FB3_Pos (3U)
  4368. #define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
  4369. #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */
  4370. #define CAN_F6R2_FB4_Pos (4U)
  4371. #define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
  4372. #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */
  4373. #define CAN_F6R2_FB5_Pos (5U)
  4374. #define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
  4375. #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */
  4376. #define CAN_F6R2_FB6_Pos (6U)
  4377. #define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
  4378. #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */
  4379. #define CAN_F6R2_FB7_Pos (7U)
  4380. #define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
  4381. #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */
  4382. #define CAN_F6R2_FB8_Pos (8U)
  4383. #define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
  4384. #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */
  4385. #define CAN_F6R2_FB9_Pos (9U)
  4386. #define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
  4387. #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */
  4388. #define CAN_F6R2_FB10_Pos (10U)
  4389. #define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
  4390. #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */
  4391. #define CAN_F6R2_FB11_Pos (11U)
  4392. #define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
  4393. #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */
  4394. #define CAN_F6R2_FB12_Pos (12U)
  4395. #define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
  4396. #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */
  4397. #define CAN_F6R2_FB13_Pos (13U)
  4398. #define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
  4399. #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */
  4400. #define CAN_F6R2_FB14_Pos (14U)
  4401. #define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
  4402. #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */
  4403. #define CAN_F6R2_FB15_Pos (15U)
  4404. #define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
  4405. #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */
  4406. #define CAN_F6R2_FB16_Pos (16U)
  4407. #define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
  4408. #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */
  4409. #define CAN_F6R2_FB17_Pos (17U)
  4410. #define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
  4411. #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */
  4412. #define CAN_F6R2_FB18_Pos (18U)
  4413. #define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
  4414. #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */
  4415. #define CAN_F6R2_FB19_Pos (19U)
  4416. #define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
  4417. #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */
  4418. #define CAN_F6R2_FB20_Pos (20U)
  4419. #define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
  4420. #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */
  4421. #define CAN_F6R2_FB21_Pos (21U)
  4422. #define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
  4423. #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */
  4424. #define CAN_F6R2_FB22_Pos (22U)
  4425. #define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
  4426. #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */
  4427. #define CAN_F6R2_FB23_Pos (23U)
  4428. #define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
  4429. #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */
  4430. #define CAN_F6R2_FB24_Pos (24U)
  4431. #define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
  4432. #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */
  4433. #define CAN_F6R2_FB25_Pos (25U)
  4434. #define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
  4435. #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */
  4436. #define CAN_F6R2_FB26_Pos (26U)
  4437. #define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
  4438. #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */
  4439. #define CAN_F6R2_FB27_Pos (27U)
  4440. #define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
  4441. #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */
  4442. #define CAN_F6R2_FB28_Pos (28U)
  4443. #define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
  4444. #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */
  4445. #define CAN_F6R2_FB29_Pos (29U)
  4446. #define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
  4447. #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */
  4448. #define CAN_F6R2_FB30_Pos (30U)
  4449. #define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
  4450. #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */
  4451. #define CAN_F6R2_FB31_Pos (31U)
  4452. #define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
  4453. #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */
  4454. /******************* Bit definition for CAN_F7R2 register *******************/
  4455. #define CAN_F7R2_FB0_Pos (0U)
  4456. #define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
  4457. #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */
  4458. #define CAN_F7R2_FB1_Pos (1U)
  4459. #define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
  4460. #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */
  4461. #define CAN_F7R2_FB2_Pos (2U)
  4462. #define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
  4463. #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */
  4464. #define CAN_F7R2_FB3_Pos (3U)
  4465. #define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
  4466. #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */
  4467. #define CAN_F7R2_FB4_Pos (4U)
  4468. #define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
  4469. #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */
  4470. #define CAN_F7R2_FB5_Pos (5U)
  4471. #define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
  4472. #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */
  4473. #define CAN_F7R2_FB6_Pos (6U)
  4474. #define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
  4475. #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */
  4476. #define CAN_F7R2_FB7_Pos (7U)
  4477. #define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
  4478. #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */
  4479. #define CAN_F7R2_FB8_Pos (8U)
  4480. #define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
  4481. #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */
  4482. #define CAN_F7R2_FB9_Pos (9U)
  4483. #define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
  4484. #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */
  4485. #define CAN_F7R2_FB10_Pos (10U)
  4486. #define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
  4487. #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */
  4488. #define CAN_F7R2_FB11_Pos (11U)
  4489. #define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
  4490. #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */
  4491. #define CAN_F7R2_FB12_Pos (12U)
  4492. #define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
  4493. #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */
  4494. #define CAN_F7R2_FB13_Pos (13U)
  4495. #define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
  4496. #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */
  4497. #define CAN_F7R2_FB14_Pos (14U)
  4498. #define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
  4499. #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */
  4500. #define CAN_F7R2_FB15_Pos (15U)
  4501. #define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
  4502. #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */
  4503. #define CAN_F7R2_FB16_Pos (16U)
  4504. #define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
  4505. #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */
  4506. #define CAN_F7R2_FB17_Pos (17U)
  4507. #define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
  4508. #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */
  4509. #define CAN_F7R2_FB18_Pos (18U)
  4510. #define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
  4511. #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */
  4512. #define CAN_F7R2_FB19_Pos (19U)
  4513. #define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
  4514. #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */
  4515. #define CAN_F7R2_FB20_Pos (20U)
  4516. #define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
  4517. #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */
  4518. #define CAN_F7R2_FB21_Pos (21U)
  4519. #define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
  4520. #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */
  4521. #define CAN_F7R2_FB22_Pos (22U)
  4522. #define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
  4523. #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */
  4524. #define CAN_F7R2_FB23_Pos (23U)
  4525. #define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
  4526. #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */
  4527. #define CAN_F7R2_FB24_Pos (24U)
  4528. #define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
  4529. #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */
  4530. #define CAN_F7R2_FB25_Pos (25U)
  4531. #define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
  4532. #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */
  4533. #define CAN_F7R2_FB26_Pos (26U)
  4534. #define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
  4535. #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */
  4536. #define CAN_F7R2_FB27_Pos (27U)
  4537. #define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
  4538. #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */
  4539. #define CAN_F7R2_FB28_Pos (28U)
  4540. #define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
  4541. #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */
  4542. #define CAN_F7R2_FB29_Pos (29U)
  4543. #define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
  4544. #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */
  4545. #define CAN_F7R2_FB30_Pos (30U)
  4546. #define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
  4547. #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */
  4548. #define CAN_F7R2_FB31_Pos (31U)
  4549. #define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
  4550. #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */
  4551. /******************* Bit definition for CAN_F8R2 register *******************/
  4552. #define CAN_F8R2_FB0_Pos (0U)
  4553. #define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
  4554. #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */
  4555. #define CAN_F8R2_FB1_Pos (1U)
  4556. #define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
  4557. #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */
  4558. #define CAN_F8R2_FB2_Pos (2U)
  4559. #define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
  4560. #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */
  4561. #define CAN_F8R2_FB3_Pos (3U)
  4562. #define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
  4563. #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */
  4564. #define CAN_F8R2_FB4_Pos (4U)
  4565. #define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
  4566. #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */
  4567. #define CAN_F8R2_FB5_Pos (5U)
  4568. #define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
  4569. #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */
  4570. #define CAN_F8R2_FB6_Pos (6U)
  4571. #define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
  4572. #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */
  4573. #define CAN_F8R2_FB7_Pos (7U)
  4574. #define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
  4575. #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */
  4576. #define CAN_F8R2_FB8_Pos (8U)
  4577. #define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
  4578. #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */
  4579. #define CAN_F8R2_FB9_Pos (9U)
  4580. #define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
  4581. #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */
  4582. #define CAN_F8R2_FB10_Pos (10U)
  4583. #define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
  4584. #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */
  4585. #define CAN_F8R2_FB11_Pos (11U)
  4586. #define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
  4587. #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */
  4588. #define CAN_F8R2_FB12_Pos (12U)
  4589. #define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
  4590. #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */
  4591. #define CAN_F8R2_FB13_Pos (13U)
  4592. #define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
  4593. #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */
  4594. #define CAN_F8R2_FB14_Pos (14U)
  4595. #define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
  4596. #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */
  4597. #define CAN_F8R2_FB15_Pos (15U)
  4598. #define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
  4599. #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */
  4600. #define CAN_F8R2_FB16_Pos (16U)
  4601. #define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
  4602. #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */
  4603. #define CAN_F8R2_FB17_Pos (17U)
  4604. #define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
  4605. #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */
  4606. #define CAN_F8R2_FB18_Pos (18U)
  4607. #define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
  4608. #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */
  4609. #define CAN_F8R2_FB19_Pos (19U)
  4610. #define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
  4611. #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */
  4612. #define CAN_F8R2_FB20_Pos (20U)
  4613. #define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
  4614. #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */
  4615. #define CAN_F8R2_FB21_Pos (21U)
  4616. #define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
  4617. #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */
  4618. #define CAN_F8R2_FB22_Pos (22U)
  4619. #define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
  4620. #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */
  4621. #define CAN_F8R2_FB23_Pos (23U)
  4622. #define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
  4623. #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */
  4624. #define CAN_F8R2_FB24_Pos (24U)
  4625. #define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
  4626. #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */
  4627. #define CAN_F8R2_FB25_Pos (25U)
  4628. #define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
  4629. #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */
  4630. #define CAN_F8R2_FB26_Pos (26U)
  4631. #define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
  4632. #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */
  4633. #define CAN_F8R2_FB27_Pos (27U)
  4634. #define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
  4635. #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */
  4636. #define CAN_F8R2_FB28_Pos (28U)
  4637. #define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
  4638. #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */
  4639. #define CAN_F8R2_FB29_Pos (29U)
  4640. #define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
  4641. #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */
  4642. #define CAN_F8R2_FB30_Pos (30U)
  4643. #define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
  4644. #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */
  4645. #define CAN_F8R2_FB31_Pos (31U)
  4646. #define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
  4647. #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */
  4648. /******************* Bit definition for CAN_F9R2 register *******************/
  4649. #define CAN_F9R2_FB0_Pos (0U)
  4650. #define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
  4651. #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */
  4652. #define CAN_F9R2_FB1_Pos (1U)
  4653. #define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
  4654. #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */
  4655. #define CAN_F9R2_FB2_Pos (2U)
  4656. #define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
  4657. #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */
  4658. #define CAN_F9R2_FB3_Pos (3U)
  4659. #define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
  4660. #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */
  4661. #define CAN_F9R2_FB4_Pos (4U)
  4662. #define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
  4663. #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */
  4664. #define CAN_F9R2_FB5_Pos (5U)
  4665. #define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
  4666. #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */
  4667. #define CAN_F9R2_FB6_Pos (6U)
  4668. #define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
  4669. #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */
  4670. #define CAN_F9R2_FB7_Pos (7U)
  4671. #define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
  4672. #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */
  4673. #define CAN_F9R2_FB8_Pos (8U)
  4674. #define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
  4675. #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */
  4676. #define CAN_F9R2_FB9_Pos (9U)
  4677. #define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
  4678. #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */
  4679. #define CAN_F9R2_FB10_Pos (10U)
  4680. #define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
  4681. #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */
  4682. #define CAN_F9R2_FB11_Pos (11U)
  4683. #define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
  4684. #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */
  4685. #define CAN_F9R2_FB12_Pos (12U)
  4686. #define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
  4687. #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */
  4688. #define CAN_F9R2_FB13_Pos (13U)
  4689. #define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
  4690. #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */
  4691. #define CAN_F9R2_FB14_Pos (14U)
  4692. #define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
  4693. #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */
  4694. #define CAN_F9R2_FB15_Pos (15U)
  4695. #define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
  4696. #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */
  4697. #define CAN_F9R2_FB16_Pos (16U)
  4698. #define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
  4699. #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */
  4700. #define CAN_F9R2_FB17_Pos (17U)
  4701. #define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
  4702. #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */
  4703. #define CAN_F9R2_FB18_Pos (18U)
  4704. #define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
  4705. #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */
  4706. #define CAN_F9R2_FB19_Pos (19U)
  4707. #define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
  4708. #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */
  4709. #define CAN_F9R2_FB20_Pos (20U)
  4710. #define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
  4711. #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */
  4712. #define CAN_F9R2_FB21_Pos (21U)
  4713. #define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
  4714. #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */
  4715. #define CAN_F9R2_FB22_Pos (22U)
  4716. #define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
  4717. #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */
  4718. #define CAN_F9R2_FB23_Pos (23U)
  4719. #define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
  4720. #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */
  4721. #define CAN_F9R2_FB24_Pos (24U)
  4722. #define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
  4723. #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */
  4724. #define CAN_F9R2_FB25_Pos (25U)
  4725. #define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
  4726. #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */
  4727. #define CAN_F9R2_FB26_Pos (26U)
  4728. #define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
  4729. #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */
  4730. #define CAN_F9R2_FB27_Pos (27U)
  4731. #define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
  4732. #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */
  4733. #define CAN_F9R2_FB28_Pos (28U)
  4734. #define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
  4735. #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */
  4736. #define CAN_F9R2_FB29_Pos (29U)
  4737. #define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
  4738. #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */
  4739. #define CAN_F9R2_FB30_Pos (30U)
  4740. #define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
  4741. #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */
  4742. #define CAN_F9R2_FB31_Pos (31U)
  4743. #define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
  4744. #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */
  4745. /******************* Bit definition for CAN_F10R2 register ******************/
  4746. #define CAN_F10R2_FB0_Pos (0U)
  4747. #define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
  4748. #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */
  4749. #define CAN_F10R2_FB1_Pos (1U)
  4750. #define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
  4751. #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */
  4752. #define CAN_F10R2_FB2_Pos (2U)
  4753. #define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
  4754. #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */
  4755. #define CAN_F10R2_FB3_Pos (3U)
  4756. #define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
  4757. #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */
  4758. #define CAN_F10R2_FB4_Pos (4U)
  4759. #define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
  4760. #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */
  4761. #define CAN_F10R2_FB5_Pos (5U)
  4762. #define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
  4763. #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */
  4764. #define CAN_F10R2_FB6_Pos (6U)
  4765. #define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
  4766. #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */
  4767. #define CAN_F10R2_FB7_Pos (7U)
  4768. #define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
  4769. #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */
  4770. #define CAN_F10R2_FB8_Pos (8U)
  4771. #define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
  4772. #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */
  4773. #define CAN_F10R2_FB9_Pos (9U)
  4774. #define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
  4775. #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */
  4776. #define CAN_F10R2_FB10_Pos (10U)
  4777. #define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
  4778. #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */
  4779. #define CAN_F10R2_FB11_Pos (11U)
  4780. #define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
  4781. #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */
  4782. #define CAN_F10R2_FB12_Pos (12U)
  4783. #define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
  4784. #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */
  4785. #define CAN_F10R2_FB13_Pos (13U)
  4786. #define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
  4787. #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */
  4788. #define CAN_F10R2_FB14_Pos (14U)
  4789. #define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
  4790. #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */
  4791. #define CAN_F10R2_FB15_Pos (15U)
  4792. #define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
  4793. #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */
  4794. #define CAN_F10R2_FB16_Pos (16U)
  4795. #define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
  4796. #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */
  4797. #define CAN_F10R2_FB17_Pos (17U)
  4798. #define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
  4799. #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */
  4800. #define CAN_F10R2_FB18_Pos (18U)
  4801. #define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
  4802. #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */
  4803. #define CAN_F10R2_FB19_Pos (19U)
  4804. #define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
  4805. #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */
  4806. #define CAN_F10R2_FB20_Pos (20U)
  4807. #define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
  4808. #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */
  4809. #define CAN_F10R2_FB21_Pos (21U)
  4810. #define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
  4811. #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */
  4812. #define CAN_F10R2_FB22_Pos (22U)
  4813. #define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
  4814. #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */
  4815. #define CAN_F10R2_FB23_Pos (23U)
  4816. #define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
  4817. #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */
  4818. #define CAN_F10R2_FB24_Pos (24U)
  4819. #define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
  4820. #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */
  4821. #define CAN_F10R2_FB25_Pos (25U)
  4822. #define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
  4823. #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */
  4824. #define CAN_F10R2_FB26_Pos (26U)
  4825. #define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
  4826. #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */
  4827. #define CAN_F10R2_FB27_Pos (27U)
  4828. #define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
  4829. #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */
  4830. #define CAN_F10R2_FB28_Pos (28U)
  4831. #define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
  4832. #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */
  4833. #define CAN_F10R2_FB29_Pos (29U)
  4834. #define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
  4835. #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */
  4836. #define CAN_F10R2_FB30_Pos (30U)
  4837. #define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
  4838. #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */
  4839. #define CAN_F10R2_FB31_Pos (31U)
  4840. #define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
  4841. #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */
  4842. /******************* Bit definition for CAN_F11R2 register ******************/
  4843. #define CAN_F11R2_FB0_Pos (0U)
  4844. #define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
  4845. #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */
  4846. #define CAN_F11R2_FB1_Pos (1U)
  4847. #define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
  4848. #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */
  4849. #define CAN_F11R2_FB2_Pos (2U)
  4850. #define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
  4851. #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */
  4852. #define CAN_F11R2_FB3_Pos (3U)
  4853. #define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
  4854. #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */
  4855. #define CAN_F11R2_FB4_Pos (4U)
  4856. #define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
  4857. #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */
  4858. #define CAN_F11R2_FB5_Pos (5U)
  4859. #define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
  4860. #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */
  4861. #define CAN_F11R2_FB6_Pos (6U)
  4862. #define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
  4863. #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */
  4864. #define CAN_F11R2_FB7_Pos (7U)
  4865. #define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
  4866. #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */
  4867. #define CAN_F11R2_FB8_Pos (8U)
  4868. #define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
  4869. #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */
  4870. #define CAN_F11R2_FB9_Pos (9U)
  4871. #define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
  4872. #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */
  4873. #define CAN_F11R2_FB10_Pos (10U)
  4874. #define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
  4875. #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */
  4876. #define CAN_F11R2_FB11_Pos (11U)
  4877. #define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
  4878. #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */
  4879. #define CAN_F11R2_FB12_Pos (12U)
  4880. #define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
  4881. #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */
  4882. #define CAN_F11R2_FB13_Pos (13U)
  4883. #define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
  4884. #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */
  4885. #define CAN_F11R2_FB14_Pos (14U)
  4886. #define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
  4887. #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */
  4888. #define CAN_F11R2_FB15_Pos (15U)
  4889. #define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
  4890. #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */
  4891. #define CAN_F11R2_FB16_Pos (16U)
  4892. #define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
  4893. #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */
  4894. #define CAN_F11R2_FB17_Pos (17U)
  4895. #define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
  4896. #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */
  4897. #define CAN_F11R2_FB18_Pos (18U)
  4898. #define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
  4899. #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */
  4900. #define CAN_F11R2_FB19_Pos (19U)
  4901. #define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
  4902. #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */
  4903. #define CAN_F11R2_FB20_Pos (20U)
  4904. #define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
  4905. #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */
  4906. #define CAN_F11R2_FB21_Pos (21U)
  4907. #define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
  4908. #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */
  4909. #define CAN_F11R2_FB22_Pos (22U)
  4910. #define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
  4911. #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */
  4912. #define CAN_F11R2_FB23_Pos (23U)
  4913. #define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
  4914. #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */
  4915. #define CAN_F11R2_FB24_Pos (24U)
  4916. #define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
  4917. #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */
  4918. #define CAN_F11R2_FB25_Pos (25U)
  4919. #define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
  4920. #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */
  4921. #define CAN_F11R2_FB26_Pos (26U)
  4922. #define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
  4923. #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */
  4924. #define CAN_F11R2_FB27_Pos (27U)
  4925. #define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
  4926. #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */
  4927. #define CAN_F11R2_FB28_Pos (28U)
  4928. #define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
  4929. #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */
  4930. #define CAN_F11R2_FB29_Pos (29U)
  4931. #define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
  4932. #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */
  4933. #define CAN_F11R2_FB30_Pos (30U)
  4934. #define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
  4935. #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */
  4936. #define CAN_F11R2_FB31_Pos (31U)
  4937. #define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
  4938. #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */
  4939. /******************* Bit definition for CAN_F12R2 register ******************/
  4940. #define CAN_F12R2_FB0_Pos (0U)
  4941. #define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
  4942. #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */
  4943. #define CAN_F12R2_FB1_Pos (1U)
  4944. #define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
  4945. #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */
  4946. #define CAN_F12R2_FB2_Pos (2U)
  4947. #define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
  4948. #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */
  4949. #define CAN_F12R2_FB3_Pos (3U)
  4950. #define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
  4951. #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */
  4952. #define CAN_F12R2_FB4_Pos (4U)
  4953. #define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
  4954. #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */
  4955. #define CAN_F12R2_FB5_Pos (5U)
  4956. #define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
  4957. #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */
  4958. #define CAN_F12R2_FB6_Pos (6U)
  4959. #define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
  4960. #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */
  4961. #define CAN_F12R2_FB7_Pos (7U)
  4962. #define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
  4963. #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */
  4964. #define CAN_F12R2_FB8_Pos (8U)
  4965. #define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
  4966. #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */
  4967. #define CAN_F12R2_FB9_Pos (9U)
  4968. #define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
  4969. #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */
  4970. #define CAN_F12R2_FB10_Pos (10U)
  4971. #define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
  4972. #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */
  4973. #define CAN_F12R2_FB11_Pos (11U)
  4974. #define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
  4975. #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */
  4976. #define CAN_F12R2_FB12_Pos (12U)
  4977. #define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
  4978. #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */
  4979. #define CAN_F12R2_FB13_Pos (13U)
  4980. #define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
  4981. #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */
  4982. #define CAN_F12R2_FB14_Pos (14U)
  4983. #define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
  4984. #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */
  4985. #define CAN_F12R2_FB15_Pos (15U)
  4986. #define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
  4987. #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */
  4988. #define CAN_F12R2_FB16_Pos (16U)
  4989. #define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
  4990. #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */
  4991. #define CAN_F12R2_FB17_Pos (17U)
  4992. #define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
  4993. #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */
  4994. #define CAN_F12R2_FB18_Pos (18U)
  4995. #define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
  4996. #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */
  4997. #define CAN_F12R2_FB19_Pos (19U)
  4998. #define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
  4999. #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */
  5000. #define CAN_F12R2_FB20_Pos (20U)
  5001. #define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
  5002. #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */
  5003. #define CAN_F12R2_FB21_Pos (21U)
  5004. #define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
  5005. #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */
  5006. #define CAN_F12R2_FB22_Pos (22U)
  5007. #define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
  5008. #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */
  5009. #define CAN_F12R2_FB23_Pos (23U)
  5010. #define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
  5011. #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */
  5012. #define CAN_F12R2_FB24_Pos (24U)
  5013. #define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
  5014. #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */
  5015. #define CAN_F12R2_FB25_Pos (25U)
  5016. #define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
  5017. #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */
  5018. #define CAN_F12R2_FB26_Pos (26U)
  5019. #define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
  5020. #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */
  5021. #define CAN_F12R2_FB27_Pos (27U)
  5022. #define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
  5023. #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */
  5024. #define CAN_F12R2_FB28_Pos (28U)
  5025. #define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
  5026. #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */
  5027. #define CAN_F12R2_FB29_Pos (29U)
  5028. #define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
  5029. #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */
  5030. #define CAN_F12R2_FB30_Pos (30U)
  5031. #define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
  5032. #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */
  5033. #define CAN_F12R2_FB31_Pos (31U)
  5034. #define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
  5035. #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */
  5036. /******************* Bit definition for CAN_F13R2 register ******************/
  5037. #define CAN_F13R2_FB0_Pos (0U)
  5038. #define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
  5039. #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */
  5040. #define CAN_F13R2_FB1_Pos (1U)
  5041. #define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
  5042. #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */
  5043. #define CAN_F13R2_FB2_Pos (2U)
  5044. #define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
  5045. #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */
  5046. #define CAN_F13R2_FB3_Pos (3U)
  5047. #define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
  5048. #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */
  5049. #define CAN_F13R2_FB4_Pos (4U)
  5050. #define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
  5051. #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */
  5052. #define CAN_F13R2_FB5_Pos (5U)
  5053. #define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
  5054. #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */
  5055. #define CAN_F13R2_FB6_Pos (6U)
  5056. #define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
  5057. #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */
  5058. #define CAN_F13R2_FB7_Pos (7U)
  5059. #define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
  5060. #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */
  5061. #define CAN_F13R2_FB8_Pos (8U)
  5062. #define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
  5063. #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */
  5064. #define CAN_F13R2_FB9_Pos (9U)
  5065. #define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
  5066. #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */
  5067. #define CAN_F13R2_FB10_Pos (10U)
  5068. #define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
  5069. #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */
  5070. #define CAN_F13R2_FB11_Pos (11U)
  5071. #define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
  5072. #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */
  5073. #define CAN_F13R2_FB12_Pos (12U)
  5074. #define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
  5075. #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */
  5076. #define CAN_F13R2_FB13_Pos (13U)
  5077. #define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
  5078. #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */
  5079. #define CAN_F13R2_FB14_Pos (14U)
  5080. #define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
  5081. #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */
  5082. #define CAN_F13R2_FB15_Pos (15U)
  5083. #define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
  5084. #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */
  5085. #define CAN_F13R2_FB16_Pos (16U)
  5086. #define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
  5087. #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */
  5088. #define CAN_F13R2_FB17_Pos (17U)
  5089. #define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
  5090. #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */
  5091. #define CAN_F13R2_FB18_Pos (18U)
  5092. #define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
  5093. #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */
  5094. #define CAN_F13R2_FB19_Pos (19U)
  5095. #define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
  5096. #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */
  5097. #define CAN_F13R2_FB20_Pos (20U)
  5098. #define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
  5099. #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */
  5100. #define CAN_F13R2_FB21_Pos (21U)
  5101. #define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
  5102. #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */
  5103. #define CAN_F13R2_FB22_Pos (22U)
  5104. #define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
  5105. #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */
  5106. #define CAN_F13R2_FB23_Pos (23U)
  5107. #define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
  5108. #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */
  5109. #define CAN_F13R2_FB24_Pos (24U)
  5110. #define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
  5111. #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */
  5112. #define CAN_F13R2_FB25_Pos (25U)
  5113. #define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
  5114. #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */
  5115. #define CAN_F13R2_FB26_Pos (26U)
  5116. #define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
  5117. #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */
  5118. #define CAN_F13R2_FB27_Pos (27U)
  5119. #define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
  5120. #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */
  5121. #define CAN_F13R2_FB28_Pos (28U)
  5122. #define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
  5123. #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */
  5124. #define CAN_F13R2_FB29_Pos (29U)
  5125. #define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
  5126. #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */
  5127. #define CAN_F13R2_FB30_Pos (30U)
  5128. #define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
  5129. #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */
  5130. #define CAN_F13R2_FB31_Pos (31U)
  5131. #define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
  5132. #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */
  5133. /******************************************************************************/
  5134. /* */
  5135. /* CRC calculation unit */
  5136. /* */
  5137. /******************************************************************************/
  5138. /******************* Bit definition for CRC_DR register *********************/
  5139. #define CRC_DR_DR_Pos (0U)
  5140. #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
  5141. #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
  5142. /******************* Bit definition for CRC_IDR register ********************/
  5143. #define CRC_IDR_IDR_Pos (0U)
  5144. #define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
  5145. #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
  5146. /******************** Bit definition for CRC_CR register ********************/
  5147. #define CRC_CR_RESET_Pos (0U)
  5148. #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */
  5149. #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
  5150. /******************************************************************************/
  5151. /* */
  5152. /* Digital to Analog Converter */
  5153. /* */
  5154. /******************************************************************************/
  5155. /*
  5156. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  5157. */
  5158. #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */
  5159. /******************** Bit definition for DAC_CR register ********************/
  5160. #define DAC_CR_EN1_Pos (0U)
  5161. #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */
  5162. #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!<DAC channel1 enable */
  5163. #define DAC_CR_BOFF1_Pos (1U)
  5164. #define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */
  5165. #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!<DAC channel1 output buffer disable */
  5166. #define DAC_CR_TEN1_Pos (2U)
  5167. #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000004 */
  5168. #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!<DAC channel1 Trigger enable */
  5169. #define DAC_CR_TSEL1_Pos (3U)
  5170. #define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */
  5171. #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
  5172. #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */
  5173. #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */
  5174. #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */
  5175. #define DAC_CR_WAVE1_Pos (6U)
  5176. #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */
  5177. #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
  5178. #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */
  5179. #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */
  5180. #define DAC_CR_MAMP1_Pos (8U)
  5181. #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */
  5182. #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
  5183. #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */
  5184. #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */
  5185. #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */
  5186. #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */
  5187. #define DAC_CR_DMAEN1_Pos (12U)
  5188. #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */
  5189. #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!<DAC channel1 DMA enable */
  5190. #define DAC_CR_DMAUDRIE1_Pos (13U)
  5191. #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */
  5192. #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!<DAC channel1 DMA underrun interrupt enable*/
  5193. #define DAC_CR_EN2_Pos (16U)
  5194. #define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */
  5195. #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!<DAC channel2 enable */
  5196. #define DAC_CR_BOFF2_Pos (17U)
  5197. #define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */
  5198. #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!<DAC channel2 output buffer disable */
  5199. #define DAC_CR_TEN2_Pos (18U)
  5200. #define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) /*!< 0x00040000 */
  5201. #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!<DAC channel2 Trigger enable */
  5202. #define DAC_CR_TSEL2_Pos (19U)
  5203. #define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */
  5204. #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
  5205. #define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */
  5206. #define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */
  5207. #define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */
  5208. #define DAC_CR_WAVE2_Pos (22U)
  5209. #define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */
  5210. #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
  5211. #define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */
  5212. #define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */
  5213. #define DAC_CR_MAMP2_Pos (24U)
  5214. #define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */
  5215. #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
  5216. #define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */
  5217. #define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */
  5218. #define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */
  5219. #define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */
  5220. #define DAC_CR_DMAEN2_Pos (28U)
  5221. #define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */
  5222. #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!<DAC channel2 DMA enabled */
  5223. #define DAC_CR_DMAUDRIE2_Pos (29U)
  5224. #define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */
  5225. #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!<DAC channel2 DMA underrun interrupt enable*/
  5226. /***************** Bit definition for DAC_SWTRIGR register ******************/
  5227. #define DAC_SWTRIGR_SWTRIG1_Pos (0U)
  5228. #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */
  5229. #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!<DAC channel1 software trigger */
  5230. #define DAC_SWTRIGR_SWTRIG2_Pos (1U)
  5231. #define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */
  5232. #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!<DAC channel2 software trigger */
  5233. /***************** Bit definition for DAC_DHR12R1 register ******************/
  5234. #define DAC_DHR12R1_DACC1DHR_Pos (0U)
  5235. #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */
  5236. #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
  5237. /***************** Bit definition for DAC_DHR12L1 register ******************/
  5238. #define DAC_DHR12L1_DACC1DHR_Pos (4U)
  5239. #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */
  5240. #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
  5241. /****************** Bit definition for DAC_DHR8R1 register ******************/
  5242. #define DAC_DHR8R1_DACC1DHR_Pos (0U)
  5243. #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */
  5244. #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
  5245. /***************** Bit definition for DAC_DHR12R2 register ******************/
  5246. #define DAC_DHR12R2_DACC2DHR_Pos (0U)
  5247. #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */
  5248. #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
  5249. /***************** Bit definition for DAC_DHR12L2 register ******************/
  5250. #define DAC_DHR12L2_DACC2DHR_Pos (4U)
  5251. #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */
  5252. #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
  5253. /****************** Bit definition for DAC_DHR8R2 register ******************/
  5254. #define DAC_DHR8R2_DACC2DHR_Pos (0U)
  5255. #define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */
  5256. #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
  5257. /***************** Bit definition for DAC_DHR12RD register ******************/
  5258. #define DAC_DHR12RD_DACC1DHR_Pos (0U)
  5259. #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */
  5260. #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
  5261. #define DAC_DHR12RD_DACC2DHR_Pos (16U)
  5262. #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */
  5263. #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
  5264. /***************** Bit definition for DAC_DHR12LD register ******************/
  5265. #define DAC_DHR12LD_DACC1DHR_Pos (4U)
  5266. #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */
  5267. #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
  5268. #define DAC_DHR12LD_DACC2DHR_Pos (20U)
  5269. #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */
  5270. #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
  5271. /****************** Bit definition for DAC_DHR8RD register ******************/
  5272. #define DAC_DHR8RD_DACC1DHR_Pos (0U)
  5273. #define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */
  5274. #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
  5275. #define DAC_DHR8RD_DACC2DHR_Pos (8U)
  5276. #define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */
  5277. #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
  5278. /******************* Bit definition for DAC_DOR1 register *******************/
  5279. #define DAC_DOR1_DACC1DOR_Pos (0U)
  5280. #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */
  5281. #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!<DAC channel1 data output */
  5282. /******************* Bit definition for DAC_DOR2 register *******************/
  5283. #define DAC_DOR2_DACC2DOR_Pos (0U)
  5284. #define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */
  5285. #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!<DAC channel2 data output */
  5286. /******************** Bit definition for DAC_SR register ********************/
  5287. #define DAC_SR_DMAUDR1_Pos (13U)
  5288. #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */
  5289. #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!<DAC channel1 DMA underrun flag */
  5290. #define DAC_SR_DMAUDR2_Pos (29U)
  5291. #define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */
  5292. #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!<DAC channel2 DMA underrun flag */
  5293. /******************************************************************************/
  5294. /* */
  5295. /* DMA Controller */
  5296. /* */
  5297. /******************************************************************************/
  5298. /******************** Bits definition for DMA_SxCR register *****************/
  5299. #define DMA_SxCR_CHSEL_Pos (25U)
  5300. #define DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */
  5301. #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
  5302. #define DMA_SxCR_CHSEL_0 0x02000000U
  5303. #define DMA_SxCR_CHSEL_1 0x04000000U
  5304. #define DMA_SxCR_CHSEL_2 0x08000000U
  5305. #define DMA_SxCR_MBURST_Pos (23U)
  5306. #define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */
  5307. #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
  5308. #define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */
  5309. #define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */
  5310. #define DMA_SxCR_PBURST_Pos (21U)
  5311. #define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */
  5312. #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
  5313. #define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */
  5314. #define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */
  5315. #define DMA_SxCR_CT_Pos (19U)
  5316. #define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) /*!< 0x00080000 */
  5317. #define DMA_SxCR_CT DMA_SxCR_CT_Msk
  5318. #define DMA_SxCR_DBM_Pos (18U)
  5319. #define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */
  5320. #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
  5321. #define DMA_SxCR_PL_Pos (16U)
  5322. #define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) /*!< 0x00030000 */
  5323. #define DMA_SxCR_PL DMA_SxCR_PL_Msk
  5324. #define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) /*!< 0x00010000 */
  5325. #define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) /*!< 0x00020000 */
  5326. #define DMA_SxCR_PINCOS_Pos (15U)
  5327. #define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */
  5328. #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
  5329. #define DMA_SxCR_MSIZE_Pos (13U)
  5330. #define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */
  5331. #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
  5332. #define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */
  5333. #define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */
  5334. #define DMA_SxCR_PSIZE_Pos (11U)
  5335. #define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */
  5336. #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
  5337. #define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */
  5338. #define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */
  5339. #define DMA_SxCR_MINC_Pos (10U)
  5340. #define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */
  5341. #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
  5342. #define DMA_SxCR_PINC_Pos (9U)
  5343. #define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */
  5344. #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
  5345. #define DMA_SxCR_CIRC_Pos (8U)
  5346. #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
  5347. #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
  5348. #define DMA_SxCR_DIR_Pos (6U)
  5349. #define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */
  5350. #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
  5351. #define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */
  5352. #define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */
  5353. #define DMA_SxCR_PFCTRL_Pos (5U)
  5354. #define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */
  5355. #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
  5356. #define DMA_SxCR_TCIE_Pos (4U)
  5357. #define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */
  5358. #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
  5359. #define DMA_SxCR_HTIE_Pos (3U)
  5360. #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
  5361. #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
  5362. #define DMA_SxCR_TEIE_Pos (2U)
  5363. #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
  5364. #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
  5365. #define DMA_SxCR_DMEIE_Pos (1U)
  5366. #define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */
  5367. #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
  5368. #define DMA_SxCR_EN_Pos (0U)
  5369. #define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) /*!< 0x00000001 */
  5370. #define DMA_SxCR_EN DMA_SxCR_EN_Msk
  5371. /* Legacy defines */
  5372. #define DMA_SxCR_ACK_Pos (20U)
  5373. #define DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */
  5374. #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
  5375. /******************** Bits definition for DMA_SxCNDTR register **************/
  5376. #define DMA_SxNDT_Pos (0U)
  5377. #define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) /*!< 0x0000FFFF */
  5378. #define DMA_SxNDT DMA_SxNDT_Msk
  5379. #define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) /*!< 0x00000001 */
  5380. #define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) /*!< 0x00000002 */
  5381. #define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) /*!< 0x00000004 */
  5382. #define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) /*!< 0x00000008 */
  5383. #define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) /*!< 0x00000010 */
  5384. #define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) /*!< 0x00000020 */
  5385. #define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) /*!< 0x00000040 */
  5386. #define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) /*!< 0x00000080 */
  5387. #define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) /*!< 0x00000100 */
  5388. #define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) /*!< 0x00000200 */
  5389. #define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) /*!< 0x00000400 */
  5390. #define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) /*!< 0x00000800 */
  5391. #define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) /*!< 0x00001000 */
  5392. #define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) /*!< 0x00002000 */
  5393. #define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) /*!< 0x00004000 */
  5394. #define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) /*!< 0x00008000 */
  5395. /******************** Bits definition for DMA_SxFCR register ****************/
  5396. #define DMA_SxFCR_FEIE_Pos (7U)
  5397. #define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */
  5398. #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
  5399. #define DMA_SxFCR_FS_Pos (3U)
  5400. #define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */
  5401. #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
  5402. #define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */
  5403. #define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */
  5404. #define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */
  5405. #define DMA_SxFCR_DMDIS_Pos (2U)
  5406. #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
  5407. #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
  5408. #define DMA_SxFCR_FTH_Pos (0U)
  5409. #define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */
  5410. #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
  5411. #define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */
  5412. #define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */
  5413. /******************** Bits definition for DMA_LISR register *****************/
  5414. #define DMA_LISR_TCIF3_Pos (27U)
  5415. #define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */
  5416. #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
  5417. #define DMA_LISR_HTIF3_Pos (26U)
  5418. #define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */
  5419. #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
  5420. #define DMA_LISR_TEIF3_Pos (25U)
  5421. #define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */
  5422. #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
  5423. #define DMA_LISR_DMEIF3_Pos (24U)
  5424. #define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */
  5425. #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
  5426. #define DMA_LISR_FEIF3_Pos (22U)
  5427. #define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */
  5428. #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
  5429. #define DMA_LISR_TCIF2_Pos (21U)
  5430. #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
  5431. #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
  5432. #define DMA_LISR_HTIF2_Pos (20U)
  5433. #define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */
  5434. #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
  5435. #define DMA_LISR_TEIF2_Pos (19U)
  5436. #define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */
  5437. #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
  5438. #define DMA_LISR_DMEIF2_Pos (18U)
  5439. #define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */
  5440. #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
  5441. #define DMA_LISR_FEIF2_Pos (16U)
  5442. #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
  5443. #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
  5444. #define DMA_LISR_TCIF1_Pos (11U)
  5445. #define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */
  5446. #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
  5447. #define DMA_LISR_HTIF1_Pos (10U)
  5448. #define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */
  5449. #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
  5450. #define DMA_LISR_TEIF1_Pos (9U)
  5451. #define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */
  5452. #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
  5453. #define DMA_LISR_DMEIF1_Pos (8U)
  5454. #define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */
  5455. #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
  5456. #define DMA_LISR_FEIF1_Pos (6U)
  5457. #define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */
  5458. #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
  5459. #define DMA_LISR_TCIF0_Pos (5U)
  5460. #define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */
  5461. #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
  5462. #define DMA_LISR_HTIF0_Pos (4U)
  5463. #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
  5464. #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
  5465. #define DMA_LISR_TEIF0_Pos (3U)
  5466. #define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */
  5467. #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
  5468. #define DMA_LISR_DMEIF0_Pos (2U)
  5469. #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
  5470. #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
  5471. #define DMA_LISR_FEIF0_Pos (0U)
  5472. #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
  5473. #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
  5474. /******************** Bits definition for DMA_HISR register *****************/
  5475. #define DMA_HISR_TCIF7_Pos (27U)
  5476. #define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */
  5477. #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
  5478. #define DMA_HISR_HTIF7_Pos (26U)
  5479. #define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */
  5480. #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
  5481. #define DMA_HISR_TEIF7_Pos (25U)
  5482. #define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */
  5483. #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
  5484. #define DMA_HISR_DMEIF7_Pos (24U)
  5485. #define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */
  5486. #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
  5487. #define DMA_HISR_FEIF7_Pos (22U)
  5488. #define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */
  5489. #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
  5490. #define DMA_HISR_TCIF6_Pos (21U)
  5491. #define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */
  5492. #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
  5493. #define DMA_HISR_HTIF6_Pos (20U)
  5494. #define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */
  5495. #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
  5496. #define DMA_HISR_TEIF6_Pos (19U)
  5497. #define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */
  5498. #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
  5499. #define DMA_HISR_DMEIF6_Pos (18U)
  5500. #define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */
  5501. #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
  5502. #define DMA_HISR_FEIF6_Pos (16U)
  5503. #define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */
  5504. #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
  5505. #define DMA_HISR_TCIF5_Pos (11U)
  5506. #define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */
  5507. #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
  5508. #define DMA_HISR_HTIF5_Pos (10U)
  5509. #define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */
  5510. #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
  5511. #define DMA_HISR_TEIF5_Pos (9U)
  5512. #define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */
  5513. #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
  5514. #define DMA_HISR_DMEIF5_Pos (8U)
  5515. #define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */
  5516. #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
  5517. #define DMA_HISR_FEIF5_Pos (6U)
  5518. #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */
  5519. #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
  5520. #define DMA_HISR_TCIF4_Pos (5U)
  5521. #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */
  5522. #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
  5523. #define DMA_HISR_HTIF4_Pos (4U)
  5524. #define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */
  5525. #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
  5526. #define DMA_HISR_TEIF4_Pos (3U)
  5527. #define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */
  5528. #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
  5529. #define DMA_HISR_DMEIF4_Pos (2U)
  5530. #define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */
  5531. #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
  5532. #define DMA_HISR_FEIF4_Pos (0U)
  5533. #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */
  5534. #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
  5535. /******************** Bits definition for DMA_LIFCR register ****************/
  5536. #define DMA_LIFCR_CTCIF3_Pos (27U)
  5537. #define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */
  5538. #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
  5539. #define DMA_LIFCR_CHTIF3_Pos (26U)
  5540. #define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */
  5541. #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
  5542. #define DMA_LIFCR_CTEIF3_Pos (25U)
  5543. #define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */
  5544. #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
  5545. #define DMA_LIFCR_CDMEIF3_Pos (24U)
  5546. #define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */
  5547. #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
  5548. #define DMA_LIFCR_CFEIF3_Pos (22U)
  5549. #define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */
  5550. #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
  5551. #define DMA_LIFCR_CTCIF2_Pos (21U)
  5552. #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
  5553. #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
  5554. #define DMA_LIFCR_CHTIF2_Pos (20U)
  5555. #define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */
  5556. #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
  5557. #define DMA_LIFCR_CTEIF2_Pos (19U)
  5558. #define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */
  5559. #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
  5560. #define DMA_LIFCR_CDMEIF2_Pos (18U)
  5561. #define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */
  5562. #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
  5563. #define DMA_LIFCR_CFEIF2_Pos (16U)
  5564. #define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */
  5565. #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
  5566. #define DMA_LIFCR_CTCIF1_Pos (11U)
  5567. #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
  5568. #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
  5569. #define DMA_LIFCR_CHTIF1_Pos (10U)
  5570. #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
  5571. #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
  5572. #define DMA_LIFCR_CTEIF1_Pos (9U)
  5573. #define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */
  5574. #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
  5575. #define DMA_LIFCR_CDMEIF1_Pos (8U)
  5576. #define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */
  5577. #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
  5578. #define DMA_LIFCR_CFEIF1_Pos (6U)
  5579. #define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */
  5580. #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
  5581. #define DMA_LIFCR_CTCIF0_Pos (5U)
  5582. #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */
  5583. #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
  5584. #define DMA_LIFCR_CHTIF0_Pos (4U)
  5585. #define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */
  5586. #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
  5587. #define DMA_LIFCR_CTEIF0_Pos (3U)
  5588. #define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */
  5589. #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
  5590. #define DMA_LIFCR_CDMEIF0_Pos (2U)
  5591. #define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */
  5592. #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
  5593. #define DMA_LIFCR_CFEIF0_Pos (0U)
  5594. #define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */
  5595. #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
  5596. /******************** Bits definition for DMA_HIFCR register ****************/
  5597. #define DMA_HIFCR_CTCIF7_Pos (27U)
  5598. #define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */
  5599. #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
  5600. #define DMA_HIFCR_CHTIF7_Pos (26U)
  5601. #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
  5602. #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
  5603. #define DMA_HIFCR_CTEIF7_Pos (25U)
  5604. #define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */
  5605. #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
  5606. #define DMA_HIFCR_CDMEIF7_Pos (24U)
  5607. #define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */
  5608. #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
  5609. #define DMA_HIFCR_CFEIF7_Pos (22U)
  5610. #define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */
  5611. #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
  5612. #define DMA_HIFCR_CTCIF6_Pos (21U)
  5613. #define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */
  5614. #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
  5615. #define DMA_HIFCR_CHTIF6_Pos (20U)
  5616. #define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */
  5617. #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
  5618. #define DMA_HIFCR_CTEIF6_Pos (19U)
  5619. #define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */
  5620. #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
  5621. #define DMA_HIFCR_CDMEIF6_Pos (18U)
  5622. #define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */
  5623. #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
  5624. #define DMA_HIFCR_CFEIF6_Pos (16U)
  5625. #define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */
  5626. #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
  5627. #define DMA_HIFCR_CTCIF5_Pos (11U)
  5628. #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
  5629. #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
  5630. #define DMA_HIFCR_CHTIF5_Pos (10U)
  5631. #define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */
  5632. #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
  5633. #define DMA_HIFCR_CTEIF5_Pos (9U)
  5634. #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
  5635. #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
  5636. #define DMA_HIFCR_CDMEIF5_Pos (8U)
  5637. #define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */
  5638. #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
  5639. #define DMA_HIFCR_CFEIF5_Pos (6U)
  5640. #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
  5641. #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
  5642. #define DMA_HIFCR_CTCIF4_Pos (5U)
  5643. #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
  5644. #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
  5645. #define DMA_HIFCR_CHTIF4_Pos (4U)
  5646. #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
  5647. #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
  5648. #define DMA_HIFCR_CTEIF4_Pos (3U)
  5649. #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
  5650. #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
  5651. #define DMA_HIFCR_CDMEIF4_Pos (2U)
  5652. #define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */
  5653. #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
  5654. #define DMA_HIFCR_CFEIF4_Pos (0U)
  5655. #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
  5656. #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
  5657. /****************** Bit definition for DMA_SxPAR register ********************/
  5658. #define DMA_SxPAR_PA_Pos (0U)
  5659. #define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */
  5660. #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */
  5661. /****************** Bit definition for DMA_SxM0AR register ********************/
  5662. #define DMA_SxM0AR_M0A_Pos (0U)
  5663. #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */
  5664. #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */
  5665. /****************** Bit definition for DMA_SxM1AR register ********************/
  5666. #define DMA_SxM1AR_M1A_Pos (0U)
  5667. #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */
  5668. #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */
  5669. /******************************************************************************/
  5670. /* */
  5671. /* External Interrupt/Event Controller */
  5672. /* */
  5673. /******************************************************************************/
  5674. /******************* Bit definition for EXTI_IMR register *******************/
  5675. #define EXTI_IMR_MR0_Pos (0U)
  5676. #define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
  5677. #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
  5678. #define EXTI_IMR_MR1_Pos (1U)
  5679. #define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
  5680. #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
  5681. #define EXTI_IMR_MR2_Pos (2U)
  5682. #define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
  5683. #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
  5684. #define EXTI_IMR_MR3_Pos (3U)
  5685. #define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
  5686. #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
  5687. #define EXTI_IMR_MR4_Pos (4U)
  5688. #define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
  5689. #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
  5690. #define EXTI_IMR_MR5_Pos (5U)
  5691. #define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
  5692. #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
  5693. #define EXTI_IMR_MR6_Pos (6U)
  5694. #define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
  5695. #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
  5696. #define EXTI_IMR_MR7_Pos (7U)
  5697. #define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
  5698. #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
  5699. #define EXTI_IMR_MR8_Pos (8U)
  5700. #define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
  5701. #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
  5702. #define EXTI_IMR_MR9_Pos (9U)
  5703. #define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
  5704. #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
  5705. #define EXTI_IMR_MR10_Pos (10U)
  5706. #define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
  5707. #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
  5708. #define EXTI_IMR_MR11_Pos (11U)
  5709. #define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
  5710. #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
  5711. #define EXTI_IMR_MR12_Pos (12U)
  5712. #define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
  5713. #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
  5714. #define EXTI_IMR_MR13_Pos (13U)
  5715. #define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
  5716. #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
  5717. #define EXTI_IMR_MR14_Pos (14U)
  5718. #define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
  5719. #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
  5720. #define EXTI_IMR_MR15_Pos (15U)
  5721. #define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
  5722. #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
  5723. #define EXTI_IMR_MR16_Pos (16U)
  5724. #define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
  5725. #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
  5726. #define EXTI_IMR_MR17_Pos (17U)
  5727. #define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
  5728. #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
  5729. #define EXTI_IMR_MR18_Pos (18U)
  5730. #define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
  5731. #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
  5732. #define EXTI_IMR_MR19_Pos (19U)
  5733. #define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
  5734. #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
  5735. #define EXTI_IMR_MR20_Pos (20U)
  5736. #define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */
  5737. #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */
  5738. #define EXTI_IMR_MR21_Pos (21U)
  5739. #define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */
  5740. #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */
  5741. #define EXTI_IMR_MR22_Pos (22U)
  5742. #define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */
  5743. #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */
  5744. /* Reference Defines */
  5745. #define EXTI_IMR_IM0 EXTI_IMR_MR0
  5746. #define EXTI_IMR_IM1 EXTI_IMR_MR1
  5747. #define EXTI_IMR_IM2 EXTI_IMR_MR2
  5748. #define EXTI_IMR_IM3 EXTI_IMR_MR3
  5749. #define EXTI_IMR_IM4 EXTI_IMR_MR4
  5750. #define EXTI_IMR_IM5 EXTI_IMR_MR5
  5751. #define EXTI_IMR_IM6 EXTI_IMR_MR6
  5752. #define EXTI_IMR_IM7 EXTI_IMR_MR7
  5753. #define EXTI_IMR_IM8 EXTI_IMR_MR8
  5754. #define EXTI_IMR_IM9 EXTI_IMR_MR9
  5755. #define EXTI_IMR_IM10 EXTI_IMR_MR10
  5756. #define EXTI_IMR_IM11 EXTI_IMR_MR11
  5757. #define EXTI_IMR_IM12 EXTI_IMR_MR12
  5758. #define EXTI_IMR_IM13 EXTI_IMR_MR13
  5759. #define EXTI_IMR_IM14 EXTI_IMR_MR14
  5760. #define EXTI_IMR_IM15 EXTI_IMR_MR15
  5761. #define EXTI_IMR_IM16 EXTI_IMR_MR16
  5762. #define EXTI_IMR_IM17 EXTI_IMR_MR17
  5763. #define EXTI_IMR_IM18 EXTI_IMR_MR18
  5764. #define EXTI_IMR_IM19 EXTI_IMR_MR19
  5765. #define EXTI_IMR_IM20 EXTI_IMR_MR20
  5766. #define EXTI_IMR_IM21 EXTI_IMR_MR21
  5767. #define EXTI_IMR_IM22 EXTI_IMR_MR22
  5768. #define EXTI_IMR_IM_Pos (0U)
  5769. #define EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */
  5770. #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
  5771. /******************* Bit definition for EXTI_EMR register *******************/
  5772. #define EXTI_EMR_MR0_Pos (0U)
  5773. #define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
  5774. #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
  5775. #define EXTI_EMR_MR1_Pos (1U)
  5776. #define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
  5777. #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
  5778. #define EXTI_EMR_MR2_Pos (2U)
  5779. #define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
  5780. #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
  5781. #define EXTI_EMR_MR3_Pos (3U)
  5782. #define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
  5783. #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
  5784. #define EXTI_EMR_MR4_Pos (4U)
  5785. #define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
  5786. #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
  5787. #define EXTI_EMR_MR5_Pos (5U)
  5788. #define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
  5789. #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
  5790. #define EXTI_EMR_MR6_Pos (6U)
  5791. #define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
  5792. #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
  5793. #define EXTI_EMR_MR7_Pos (7U)
  5794. #define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
  5795. #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
  5796. #define EXTI_EMR_MR8_Pos (8U)
  5797. #define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
  5798. #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
  5799. #define EXTI_EMR_MR9_Pos (9U)
  5800. #define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
  5801. #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
  5802. #define EXTI_EMR_MR10_Pos (10U)
  5803. #define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
  5804. #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
  5805. #define EXTI_EMR_MR11_Pos (11U)
  5806. #define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
  5807. #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
  5808. #define EXTI_EMR_MR12_Pos (12U)
  5809. #define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
  5810. #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
  5811. #define EXTI_EMR_MR13_Pos (13U)
  5812. #define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
  5813. #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
  5814. #define EXTI_EMR_MR14_Pos (14U)
  5815. #define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
  5816. #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
  5817. #define EXTI_EMR_MR15_Pos (15U)
  5818. #define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
  5819. #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
  5820. #define EXTI_EMR_MR16_Pos (16U)
  5821. #define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
  5822. #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
  5823. #define EXTI_EMR_MR17_Pos (17U)
  5824. #define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
  5825. #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
  5826. #define EXTI_EMR_MR18_Pos (18U)
  5827. #define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
  5828. #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
  5829. #define EXTI_EMR_MR19_Pos (19U)
  5830. #define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
  5831. #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
  5832. #define EXTI_EMR_MR20_Pos (20U)
  5833. #define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */
  5834. #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */
  5835. #define EXTI_EMR_MR21_Pos (21U)
  5836. #define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */
  5837. #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */
  5838. #define EXTI_EMR_MR22_Pos (22U)
  5839. #define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */
  5840. #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */
  5841. /* Reference Defines */
  5842. #define EXTI_EMR_EM0 EXTI_EMR_MR0
  5843. #define EXTI_EMR_EM1 EXTI_EMR_MR1
  5844. #define EXTI_EMR_EM2 EXTI_EMR_MR2
  5845. #define EXTI_EMR_EM3 EXTI_EMR_MR3
  5846. #define EXTI_EMR_EM4 EXTI_EMR_MR4
  5847. #define EXTI_EMR_EM5 EXTI_EMR_MR5
  5848. #define EXTI_EMR_EM6 EXTI_EMR_MR6
  5849. #define EXTI_EMR_EM7 EXTI_EMR_MR7
  5850. #define EXTI_EMR_EM8 EXTI_EMR_MR8
  5851. #define EXTI_EMR_EM9 EXTI_EMR_MR9
  5852. #define EXTI_EMR_EM10 EXTI_EMR_MR10
  5853. #define EXTI_EMR_EM11 EXTI_EMR_MR11
  5854. #define EXTI_EMR_EM12 EXTI_EMR_MR12
  5855. #define EXTI_EMR_EM13 EXTI_EMR_MR13
  5856. #define EXTI_EMR_EM14 EXTI_EMR_MR14
  5857. #define EXTI_EMR_EM15 EXTI_EMR_MR15
  5858. #define EXTI_EMR_EM16 EXTI_EMR_MR16
  5859. #define EXTI_EMR_EM17 EXTI_EMR_MR17
  5860. #define EXTI_EMR_EM18 EXTI_EMR_MR18
  5861. #define EXTI_EMR_EM19 EXTI_EMR_MR19
  5862. #define EXTI_EMR_EM20 EXTI_EMR_MR20
  5863. #define EXTI_EMR_EM21 EXTI_EMR_MR21
  5864. #define EXTI_EMR_EM22 EXTI_EMR_MR22
  5865. /****************** Bit definition for EXTI_RTSR register *******************/
  5866. #define EXTI_RTSR_TR0_Pos (0U)
  5867. #define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
  5868. #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
  5869. #define EXTI_RTSR_TR1_Pos (1U)
  5870. #define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
  5871. #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
  5872. #define EXTI_RTSR_TR2_Pos (2U)
  5873. #define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
  5874. #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
  5875. #define EXTI_RTSR_TR3_Pos (3U)
  5876. #define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
  5877. #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
  5878. #define EXTI_RTSR_TR4_Pos (4U)
  5879. #define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
  5880. #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
  5881. #define EXTI_RTSR_TR5_Pos (5U)
  5882. #define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
  5883. #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
  5884. #define EXTI_RTSR_TR6_Pos (6U)
  5885. #define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
  5886. #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
  5887. #define EXTI_RTSR_TR7_Pos (7U)
  5888. #define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
  5889. #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
  5890. #define EXTI_RTSR_TR8_Pos (8U)
  5891. #define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
  5892. #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
  5893. #define EXTI_RTSR_TR9_Pos (9U)
  5894. #define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
  5895. #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
  5896. #define EXTI_RTSR_TR10_Pos (10U)
  5897. #define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
  5898. #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
  5899. #define EXTI_RTSR_TR11_Pos (11U)
  5900. #define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
  5901. #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
  5902. #define EXTI_RTSR_TR12_Pos (12U)
  5903. #define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
  5904. #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
  5905. #define EXTI_RTSR_TR13_Pos (13U)
  5906. #define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
  5907. #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
  5908. #define EXTI_RTSR_TR14_Pos (14U)
  5909. #define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
  5910. #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
  5911. #define EXTI_RTSR_TR15_Pos (15U)
  5912. #define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
  5913. #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
  5914. #define EXTI_RTSR_TR16_Pos (16U)
  5915. #define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
  5916. #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
  5917. #define EXTI_RTSR_TR17_Pos (17U)
  5918. #define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
  5919. #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
  5920. #define EXTI_RTSR_TR18_Pos (18U)
  5921. #define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
  5922. #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
  5923. #define EXTI_RTSR_TR19_Pos (19U)
  5924. #define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
  5925. #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
  5926. #define EXTI_RTSR_TR20_Pos (20U)
  5927. #define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */
  5928. #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */
  5929. #define EXTI_RTSR_TR21_Pos (21U)
  5930. #define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */
  5931. #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */
  5932. #define EXTI_RTSR_TR22_Pos (22U)
  5933. #define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */
  5934. #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */
  5935. /****************** Bit definition for EXTI_FTSR register *******************/
  5936. #define EXTI_FTSR_TR0_Pos (0U)
  5937. #define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
  5938. #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
  5939. #define EXTI_FTSR_TR1_Pos (1U)
  5940. #define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
  5941. #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
  5942. #define EXTI_FTSR_TR2_Pos (2U)
  5943. #define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
  5944. #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
  5945. #define EXTI_FTSR_TR3_Pos (3U)
  5946. #define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
  5947. #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
  5948. #define EXTI_FTSR_TR4_Pos (4U)
  5949. #define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
  5950. #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
  5951. #define EXTI_FTSR_TR5_Pos (5U)
  5952. #define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
  5953. #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
  5954. #define EXTI_FTSR_TR6_Pos (6U)
  5955. #define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
  5956. #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
  5957. #define EXTI_FTSR_TR7_Pos (7U)
  5958. #define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
  5959. #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
  5960. #define EXTI_FTSR_TR8_Pos (8U)
  5961. #define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
  5962. #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
  5963. #define EXTI_FTSR_TR9_Pos (9U)
  5964. #define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
  5965. #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
  5966. #define EXTI_FTSR_TR10_Pos (10U)
  5967. #define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
  5968. #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
  5969. #define EXTI_FTSR_TR11_Pos (11U)
  5970. #define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
  5971. #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
  5972. #define EXTI_FTSR_TR12_Pos (12U)
  5973. #define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
  5974. #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
  5975. #define EXTI_FTSR_TR13_Pos (13U)
  5976. #define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
  5977. #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
  5978. #define EXTI_FTSR_TR14_Pos (14U)
  5979. #define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
  5980. #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
  5981. #define EXTI_FTSR_TR15_Pos (15U)
  5982. #define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
  5983. #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
  5984. #define EXTI_FTSR_TR16_Pos (16U)
  5985. #define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
  5986. #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
  5987. #define EXTI_FTSR_TR17_Pos (17U)
  5988. #define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
  5989. #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
  5990. #define EXTI_FTSR_TR18_Pos (18U)
  5991. #define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
  5992. #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
  5993. #define EXTI_FTSR_TR19_Pos (19U)
  5994. #define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
  5995. #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
  5996. #define EXTI_FTSR_TR20_Pos (20U)
  5997. #define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */
  5998. #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */
  5999. #define EXTI_FTSR_TR21_Pos (21U)
  6000. #define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */
  6001. #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */
  6002. #define EXTI_FTSR_TR22_Pos (22U)
  6003. #define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */
  6004. #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */
  6005. /****************** Bit definition for EXTI_SWIER register ******************/
  6006. #define EXTI_SWIER_SWIER0_Pos (0U)
  6007. #define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
  6008. #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
  6009. #define EXTI_SWIER_SWIER1_Pos (1U)
  6010. #define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
  6011. #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
  6012. #define EXTI_SWIER_SWIER2_Pos (2U)
  6013. #define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
  6014. #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
  6015. #define EXTI_SWIER_SWIER3_Pos (3U)
  6016. #define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
  6017. #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
  6018. #define EXTI_SWIER_SWIER4_Pos (4U)
  6019. #define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
  6020. #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
  6021. #define EXTI_SWIER_SWIER5_Pos (5U)
  6022. #define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
  6023. #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
  6024. #define EXTI_SWIER_SWIER6_Pos (6U)
  6025. #define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
  6026. #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
  6027. #define EXTI_SWIER_SWIER7_Pos (7U)
  6028. #define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
  6029. #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
  6030. #define EXTI_SWIER_SWIER8_Pos (8U)
  6031. #define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
  6032. #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
  6033. #define EXTI_SWIER_SWIER9_Pos (9U)
  6034. #define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
  6035. #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
  6036. #define EXTI_SWIER_SWIER10_Pos (10U)
  6037. #define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
  6038. #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
  6039. #define EXTI_SWIER_SWIER11_Pos (11U)
  6040. #define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
  6041. #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
  6042. #define EXTI_SWIER_SWIER12_Pos (12U)
  6043. #define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
  6044. #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
  6045. #define EXTI_SWIER_SWIER13_Pos (13U)
  6046. #define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
  6047. #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
  6048. #define EXTI_SWIER_SWIER14_Pos (14U)
  6049. #define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
  6050. #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
  6051. #define EXTI_SWIER_SWIER15_Pos (15U)
  6052. #define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
  6053. #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
  6054. #define EXTI_SWIER_SWIER16_Pos (16U)
  6055. #define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
  6056. #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
  6057. #define EXTI_SWIER_SWIER17_Pos (17U)
  6058. #define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
  6059. #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
  6060. #define EXTI_SWIER_SWIER18_Pos (18U)
  6061. #define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
  6062. #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
  6063. #define EXTI_SWIER_SWIER19_Pos (19U)
  6064. #define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
  6065. #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
  6066. #define EXTI_SWIER_SWIER20_Pos (20U)
  6067. #define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */
  6068. #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */
  6069. #define EXTI_SWIER_SWIER21_Pos (21U)
  6070. #define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */
  6071. #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */
  6072. #define EXTI_SWIER_SWIER22_Pos (22U)
  6073. #define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */
  6074. #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */
  6075. /******************* Bit definition for EXTI_PR register ********************/
  6076. #define EXTI_PR_PR0_Pos (0U)
  6077. #define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
  6078. #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
  6079. #define EXTI_PR_PR1_Pos (1U)
  6080. #define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
  6081. #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
  6082. #define EXTI_PR_PR2_Pos (2U)
  6083. #define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
  6084. #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
  6085. #define EXTI_PR_PR3_Pos (3U)
  6086. #define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
  6087. #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
  6088. #define EXTI_PR_PR4_Pos (4U)
  6089. #define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
  6090. #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
  6091. #define EXTI_PR_PR5_Pos (5U)
  6092. #define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
  6093. #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
  6094. #define EXTI_PR_PR6_Pos (6U)
  6095. #define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
  6096. #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
  6097. #define EXTI_PR_PR7_Pos (7U)
  6098. #define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
  6099. #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
  6100. #define EXTI_PR_PR8_Pos (8U)
  6101. #define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
  6102. #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
  6103. #define EXTI_PR_PR9_Pos (9U)
  6104. #define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
  6105. #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
  6106. #define EXTI_PR_PR10_Pos (10U)
  6107. #define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
  6108. #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
  6109. #define EXTI_PR_PR11_Pos (11U)
  6110. #define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
  6111. #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
  6112. #define EXTI_PR_PR12_Pos (12U)
  6113. #define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
  6114. #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
  6115. #define EXTI_PR_PR13_Pos (13U)
  6116. #define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
  6117. #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
  6118. #define EXTI_PR_PR14_Pos (14U)
  6119. #define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
  6120. #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
  6121. #define EXTI_PR_PR15_Pos (15U)
  6122. #define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
  6123. #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
  6124. #define EXTI_PR_PR16_Pos (16U)
  6125. #define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
  6126. #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
  6127. #define EXTI_PR_PR17_Pos (17U)
  6128. #define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
  6129. #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
  6130. #define EXTI_PR_PR18_Pos (18U)
  6131. #define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
  6132. #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
  6133. #define EXTI_PR_PR19_Pos (19U)
  6134. #define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
  6135. #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
  6136. #define EXTI_PR_PR20_Pos (20U)
  6137. #define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) /*!< 0x00100000 */
  6138. #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */
  6139. #define EXTI_PR_PR21_Pos (21U)
  6140. #define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) /*!< 0x00200000 */
  6141. #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */
  6142. #define EXTI_PR_PR22_Pos (22U)
  6143. #define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) /*!< 0x00400000 */
  6144. #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */
  6145. /******************************************************************************/
  6146. /* */
  6147. /* FLASH */
  6148. /* */
  6149. /******************************************************************************/
  6150. /******************* Bits definition for FLASH_ACR register *****************/
  6151. #define FLASH_ACR_LATENCY_Pos (0U)
  6152. #define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
  6153. #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
  6154. #define FLASH_ACR_LATENCY_0WS 0x00000000U
  6155. #define FLASH_ACR_LATENCY_1WS 0x00000001U
  6156. #define FLASH_ACR_LATENCY_2WS 0x00000002U
  6157. #define FLASH_ACR_LATENCY_3WS 0x00000003U
  6158. #define FLASH_ACR_LATENCY_4WS 0x00000004U
  6159. #define FLASH_ACR_LATENCY_5WS 0x00000005U
  6160. #define FLASH_ACR_LATENCY_6WS 0x00000006U
  6161. #define FLASH_ACR_LATENCY_7WS 0x00000007U
  6162. #define FLASH_ACR_PRFTEN_Pos (8U)
  6163. #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
  6164. #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
  6165. #define FLASH_ACR_ICEN_Pos (9U)
  6166. #define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
  6167. #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
  6168. #define FLASH_ACR_DCEN_Pos (10U)
  6169. #define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
  6170. #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
  6171. #define FLASH_ACR_ICRST_Pos (11U)
  6172. #define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
  6173. #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
  6174. #define FLASH_ACR_DCRST_Pos (12U)
  6175. #define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
  6176. #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
  6177. #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
  6178. #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
  6179. #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
  6180. #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
  6181. #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
  6182. #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
  6183. /******************* Bits definition for FLASH_SR register ******************/
  6184. #define FLASH_SR_EOP_Pos (0U)
  6185. #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
  6186. #define FLASH_SR_EOP FLASH_SR_EOP_Msk
  6187. #define FLASH_SR_SOP_Pos (1U)
  6188. #define FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) /*!< 0x00000002 */
  6189. #define FLASH_SR_SOP FLASH_SR_SOP_Msk
  6190. #define FLASH_SR_WRPERR_Pos (4U)
  6191. #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
  6192. #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
  6193. #define FLASH_SR_PGAERR_Pos (5U)
  6194. #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
  6195. #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
  6196. #define FLASH_SR_PGPERR_Pos (6U)
  6197. #define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */
  6198. #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
  6199. #define FLASH_SR_PGSERR_Pos (7U)
  6200. #define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
  6201. #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
  6202. #define FLASH_SR_BSY_Pos (16U)
  6203. #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
  6204. #define FLASH_SR_BSY FLASH_SR_BSY_Msk
  6205. /******************* Bits definition for FLASH_CR register ******************/
  6206. #define FLASH_CR_PG_Pos (0U)
  6207. #define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */
  6208. #define FLASH_CR_PG FLASH_CR_PG_Msk
  6209. #define FLASH_CR_SER_Pos (1U)
  6210. #define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) /*!< 0x00000002 */
  6211. #define FLASH_CR_SER FLASH_CR_SER_Msk
  6212. #define FLASH_CR_MER_Pos (2U)
  6213. #define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */
  6214. #define FLASH_CR_MER FLASH_CR_MER_Msk
  6215. #define FLASH_CR_SNB_Pos (3U)
  6216. #define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */
  6217. #define FLASH_CR_SNB FLASH_CR_SNB_Msk
  6218. #define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) /*!< 0x00000008 */
  6219. #define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) /*!< 0x00000010 */
  6220. #define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) /*!< 0x00000020 */
  6221. #define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) /*!< 0x00000040 */
  6222. #define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) /*!< 0x00000080 */
  6223. #define FLASH_CR_PSIZE_Pos (8U)
  6224. #define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */
  6225. #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
  6226. #define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */
  6227. #define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */
  6228. #define FLASH_CR_STRT_Pos (16U)
  6229. #define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
  6230. #define FLASH_CR_STRT FLASH_CR_STRT_Msk
  6231. #define FLASH_CR_EOPIE_Pos (24U)
  6232. #define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
  6233. #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
  6234. #define FLASH_CR_LOCK_Pos (31U)
  6235. #define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
  6236. #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
  6237. /******************* Bits definition for FLASH_OPTCR register ***************/
  6238. #define FLASH_OPTCR_OPTLOCK_Pos (0U)
  6239. #define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */
  6240. #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
  6241. #define FLASH_OPTCR_OPTSTRT_Pos (1U)
  6242. #define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */
  6243. #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
  6244. #define FLASH_OPTCR_BOR_LEV_0 0x00000004U
  6245. #define FLASH_OPTCR_BOR_LEV_1 0x00000008U
  6246. #define FLASH_OPTCR_BOR_LEV_Pos (2U)
  6247. #define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */
  6248. #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
  6249. #define FLASH_OPTCR_WDG_SW_Pos (5U)
  6250. #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
  6251. #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
  6252. #define FLASH_OPTCR_nRST_STOP_Pos (6U)
  6253. #define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */
  6254. #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
  6255. #define FLASH_OPTCR_nRST_STDBY_Pos (7U)
  6256. #define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */
  6257. #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
  6258. #define FLASH_OPTCR_RDP_Pos (8U)
  6259. #define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */
  6260. #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
  6261. #define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */
  6262. #define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */
  6263. #define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */
  6264. #define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */
  6265. #define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */
  6266. #define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */
  6267. #define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */
  6268. #define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */
  6269. #define FLASH_OPTCR_nWRP_Pos (16U)
  6270. #define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */
  6271. #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
  6272. #define FLASH_OPTCR_nWRP_0 0x00010000U
  6273. #define FLASH_OPTCR_nWRP_1 0x00020000U
  6274. #define FLASH_OPTCR_nWRP_2 0x00040000U
  6275. #define FLASH_OPTCR_nWRP_3 0x00080000U
  6276. #define FLASH_OPTCR_nWRP_4 0x00100000U
  6277. #define FLASH_OPTCR_nWRP_5 0x00200000U
  6278. #define FLASH_OPTCR_nWRP_6 0x00400000U
  6279. #define FLASH_OPTCR_nWRP_7 0x00800000U
  6280. #define FLASH_OPTCR_nWRP_8 0x01000000U
  6281. #define FLASH_OPTCR_nWRP_9 0x02000000U
  6282. #define FLASH_OPTCR_nWRP_10 0x04000000U
  6283. #define FLASH_OPTCR_nWRP_11 0x08000000U
  6284. /****************** Bits definition for FLASH_OPTCR1 register ***************/
  6285. #define FLASH_OPTCR1_nWRP_Pos (16U)
  6286. #define FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */
  6287. #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
  6288. #define FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */
  6289. #define FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */
  6290. #define FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */
  6291. #define FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */
  6292. #define FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */
  6293. #define FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */
  6294. #define FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */
  6295. #define FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */
  6296. #define FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */
  6297. #define FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */
  6298. #define FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */
  6299. #define FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */
  6300. /******************************************************************************/
  6301. /* */
  6302. /* Flexible Static Memory Controller */
  6303. /* */
  6304. /******************************************************************************/
  6305. /****************** Bit definition for FSMC_BCR1 register *******************/
  6306. #define FSMC_BCR1_MBKEN_Pos (0U)
  6307. #define FSMC_BCR1_MBKEN_Msk (0x1UL << FSMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */
  6308. #define FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */
  6309. #define FSMC_BCR1_MUXEN_Pos (1U)
  6310. #define FSMC_BCR1_MUXEN_Msk (0x1UL << FSMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */
  6311. #define FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6312. #define FSMC_BCR1_MTYP_Pos (2U)
  6313. #define FSMC_BCR1_MTYP_Msk (0x3UL << FSMC_BCR1_MTYP_Pos) /*!< 0x0000000C */
  6314. #define FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6315. #define FSMC_BCR1_MTYP_0 (0x1UL << FSMC_BCR1_MTYP_Pos) /*!< 0x00000004 */
  6316. #define FSMC_BCR1_MTYP_1 (0x2UL << FSMC_BCR1_MTYP_Pos) /*!< 0x00000008 */
  6317. #define FSMC_BCR1_MWID_Pos (4U)
  6318. #define FSMC_BCR1_MWID_Msk (0x3UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000030 */
  6319. #define FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6320. #define FSMC_BCR1_MWID_0 (0x1UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000010 */
  6321. #define FSMC_BCR1_MWID_1 (0x2UL << FSMC_BCR1_MWID_Pos) /*!< 0x00000020 */
  6322. #define FSMC_BCR1_FACCEN_Pos (6U)
  6323. #define FSMC_BCR1_FACCEN_Msk (0x1UL << FSMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */
  6324. #define FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk /*!<Flash access enable */
  6325. #define FSMC_BCR1_BURSTEN_Pos (8U)
  6326. #define FSMC_BCR1_BURSTEN_Msk (0x1UL << FSMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */
  6327. #define FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */
  6328. #define FSMC_BCR1_WAITPOL_Pos (9U)
  6329. #define FSMC_BCR1_WAITPOL_Msk (0x1UL << FSMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */
  6330. #define FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */
  6331. #define FSMC_BCR1_WRAPMOD_Pos (10U)
  6332. #define FSMC_BCR1_WRAPMOD_Msk (0x1UL << FSMC_BCR1_WRAPMOD_Pos) /*!< 0x00000400 */
  6333. #define FSMC_BCR1_WRAPMOD FSMC_BCR1_WRAPMOD_Msk /*!<Wrapped burst mode support */
  6334. #define FSMC_BCR1_WAITCFG_Pos (11U)
  6335. #define FSMC_BCR1_WAITCFG_Msk (0x1UL << FSMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */
  6336. #define FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */
  6337. #define FSMC_BCR1_WREN_Pos (12U)
  6338. #define FSMC_BCR1_WREN_Msk (0x1UL << FSMC_BCR1_WREN_Pos) /*!< 0x00001000 */
  6339. #define FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk /*!<Write enable bit */
  6340. #define FSMC_BCR1_WAITEN_Pos (13U)
  6341. #define FSMC_BCR1_WAITEN_Msk (0x1UL << FSMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */
  6342. #define FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk /*!<Wait enable bit */
  6343. #define FSMC_BCR1_EXTMOD_Pos (14U)
  6344. #define FSMC_BCR1_EXTMOD_Msk (0x1UL << FSMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */
  6345. #define FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */
  6346. #define FSMC_BCR1_ASYNCWAIT_Pos (15U)
  6347. #define FSMC_BCR1_ASYNCWAIT_Msk (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6348. #define FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6349. #define FSMC_BCR1_CPSIZE_Pos (16U)
  6350. #define FSMC_BCR1_CPSIZE_Msk (0x7UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */
  6351. #define FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk /*!<CRAM page size */
  6352. #define FSMC_BCR1_CPSIZE_0 (0x1UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */
  6353. #define FSMC_BCR1_CPSIZE_1 (0x2UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */
  6354. #define FSMC_BCR1_CPSIZE_2 (0x4UL << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */
  6355. #define FSMC_BCR1_CBURSTRW_Pos (19U)
  6356. #define FSMC_BCR1_CBURSTRW_Msk (0x1UL << FSMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */
  6357. #define FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */
  6358. /****************** Bit definition for FSMC_BCR2 register *******************/
  6359. #define FSMC_BCR2_MBKEN_Pos (0U)
  6360. #define FSMC_BCR2_MBKEN_Msk (0x1UL << FSMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */
  6361. #define FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */
  6362. #define FSMC_BCR2_MUXEN_Pos (1U)
  6363. #define FSMC_BCR2_MUXEN_Msk (0x1UL << FSMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */
  6364. #define FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6365. #define FSMC_BCR2_MTYP_Pos (2U)
  6366. #define FSMC_BCR2_MTYP_Msk (0x3UL << FSMC_BCR2_MTYP_Pos) /*!< 0x0000000C */
  6367. #define FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6368. #define FSMC_BCR2_MTYP_0 (0x1UL << FSMC_BCR2_MTYP_Pos) /*!< 0x00000004 */
  6369. #define FSMC_BCR2_MTYP_1 (0x2UL << FSMC_BCR2_MTYP_Pos) /*!< 0x00000008 */
  6370. #define FSMC_BCR2_MWID_Pos (4U)
  6371. #define FSMC_BCR2_MWID_Msk (0x3UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000030 */
  6372. #define FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6373. #define FSMC_BCR2_MWID_0 (0x1UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000010 */
  6374. #define FSMC_BCR2_MWID_1 (0x2UL << FSMC_BCR2_MWID_Pos) /*!< 0x00000020 */
  6375. #define FSMC_BCR2_FACCEN_Pos (6U)
  6376. #define FSMC_BCR2_FACCEN_Msk (0x1UL << FSMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */
  6377. #define FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk /*!<Flash access enable */
  6378. #define FSMC_BCR2_BURSTEN_Pos (8U)
  6379. #define FSMC_BCR2_BURSTEN_Msk (0x1UL << FSMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */
  6380. #define FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */
  6381. #define FSMC_BCR2_WAITPOL_Pos (9U)
  6382. #define FSMC_BCR2_WAITPOL_Msk (0x1UL << FSMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */
  6383. #define FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */
  6384. #define FSMC_BCR2_WRAPMOD_Pos (10U)
  6385. #define FSMC_BCR2_WRAPMOD_Msk (0x1UL << FSMC_BCR2_WRAPMOD_Pos) /*!< 0x00000400 */
  6386. #define FSMC_BCR2_WRAPMOD FSMC_BCR2_WRAPMOD_Msk /*!<Wrapped burst mode support */
  6387. #define FSMC_BCR2_WAITCFG_Pos (11U)
  6388. #define FSMC_BCR2_WAITCFG_Msk (0x1UL << FSMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */
  6389. #define FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */
  6390. #define FSMC_BCR2_WREN_Pos (12U)
  6391. #define FSMC_BCR2_WREN_Msk (0x1UL << FSMC_BCR2_WREN_Pos) /*!< 0x00001000 */
  6392. #define FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk /*!<Write enable bit */
  6393. #define FSMC_BCR2_WAITEN_Pos (13U)
  6394. #define FSMC_BCR2_WAITEN_Msk (0x1UL << FSMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */
  6395. #define FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk /*!<Wait enable bit */
  6396. #define FSMC_BCR2_EXTMOD_Pos (14U)
  6397. #define FSMC_BCR2_EXTMOD_Msk (0x1UL << FSMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */
  6398. #define FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */
  6399. #define FSMC_BCR2_ASYNCWAIT_Pos (15U)
  6400. #define FSMC_BCR2_ASYNCWAIT_Msk (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6401. #define FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6402. #define FSMC_BCR2_CPSIZE_Pos (16U)
  6403. #define FSMC_BCR2_CPSIZE_Msk (0x7UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00070000 */
  6404. #define FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk /*!<CRAM page size */
  6405. #define FSMC_BCR2_CPSIZE_0 (0x1UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00010000 */
  6406. #define FSMC_BCR2_CPSIZE_1 (0x2UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00020000 */
  6407. #define FSMC_BCR2_CPSIZE_2 (0x4UL << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00040000 */
  6408. #define FSMC_BCR2_CBURSTRW_Pos (19U)
  6409. #define FSMC_BCR2_CBURSTRW_Msk (0x1UL << FSMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */
  6410. #define FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */
  6411. /****************** Bit definition for FSMC_BCR3 register *******************/
  6412. #define FSMC_BCR3_MBKEN_Pos (0U)
  6413. #define FSMC_BCR3_MBKEN_Msk (0x1UL << FSMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */
  6414. #define FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */
  6415. #define FSMC_BCR3_MUXEN_Pos (1U)
  6416. #define FSMC_BCR3_MUXEN_Msk (0x1UL << FSMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */
  6417. #define FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6418. #define FSMC_BCR3_MTYP_Pos (2U)
  6419. #define FSMC_BCR3_MTYP_Msk (0x3UL << FSMC_BCR3_MTYP_Pos) /*!< 0x0000000C */
  6420. #define FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6421. #define FSMC_BCR3_MTYP_0 (0x1UL << FSMC_BCR3_MTYP_Pos) /*!< 0x00000004 */
  6422. #define FSMC_BCR3_MTYP_1 (0x2UL << FSMC_BCR3_MTYP_Pos) /*!< 0x00000008 */
  6423. #define FSMC_BCR3_MWID_Pos (4U)
  6424. #define FSMC_BCR3_MWID_Msk (0x3UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000030 */
  6425. #define FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6426. #define FSMC_BCR3_MWID_0 (0x1UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000010 */
  6427. #define FSMC_BCR3_MWID_1 (0x2UL << FSMC_BCR3_MWID_Pos) /*!< 0x00000020 */
  6428. #define FSMC_BCR3_FACCEN_Pos (6U)
  6429. #define FSMC_BCR3_FACCEN_Msk (0x1UL << FSMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */
  6430. #define FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk /*!<Flash access enable */
  6431. #define FSMC_BCR3_BURSTEN_Pos (8U)
  6432. #define FSMC_BCR3_BURSTEN_Msk (0x1UL << FSMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */
  6433. #define FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */
  6434. #define FSMC_BCR3_WAITPOL_Pos (9U)
  6435. #define FSMC_BCR3_WAITPOL_Msk (0x1UL << FSMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */
  6436. #define FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */
  6437. #define FSMC_BCR3_WRAPMOD_Pos (10U)
  6438. #define FSMC_BCR3_WRAPMOD_Msk (0x1UL << FSMC_BCR3_WRAPMOD_Pos) /*!< 0x00000400 */
  6439. #define FSMC_BCR3_WRAPMOD FSMC_BCR3_WRAPMOD_Msk /*!<Wrapped burst mode support */
  6440. #define FSMC_BCR3_WAITCFG_Pos (11U)
  6441. #define FSMC_BCR3_WAITCFG_Msk (0x1UL << FSMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */
  6442. #define FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */
  6443. #define FSMC_BCR3_WREN_Pos (12U)
  6444. #define FSMC_BCR3_WREN_Msk (0x1UL << FSMC_BCR3_WREN_Pos) /*!< 0x00001000 */
  6445. #define FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk /*!<Write enable bit */
  6446. #define FSMC_BCR3_WAITEN_Pos (13U)
  6447. #define FSMC_BCR3_WAITEN_Msk (0x1UL << FSMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */
  6448. #define FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk /*!<Wait enable bit */
  6449. #define FSMC_BCR3_EXTMOD_Pos (14U)
  6450. #define FSMC_BCR3_EXTMOD_Msk (0x1UL << FSMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */
  6451. #define FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */
  6452. #define FSMC_BCR3_ASYNCWAIT_Pos (15U)
  6453. #define FSMC_BCR3_ASYNCWAIT_Msk (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6454. #define FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6455. #define FSMC_BCR3_CPSIZE_Pos (16U)
  6456. #define FSMC_BCR3_CPSIZE_Msk (0x7UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00070000 */
  6457. #define FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk /*!<CRAM page size */
  6458. #define FSMC_BCR3_CPSIZE_0 (0x1UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00010000 */
  6459. #define FSMC_BCR3_CPSIZE_1 (0x2UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00020000 */
  6460. #define FSMC_BCR3_CPSIZE_2 (0x4UL << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00040000 */
  6461. #define FSMC_BCR3_CBURSTRW_Pos (19U)
  6462. #define FSMC_BCR3_CBURSTRW_Msk (0x1UL << FSMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */
  6463. #define FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */
  6464. /****************** Bit definition for FSMC_BCR4 register *******************/
  6465. #define FSMC_BCR4_MBKEN_Pos (0U)
  6466. #define FSMC_BCR4_MBKEN_Msk (0x1UL << FSMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */
  6467. #define FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */
  6468. #define FSMC_BCR4_MUXEN_Pos (1U)
  6469. #define FSMC_BCR4_MUXEN_Msk (0x1UL << FSMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */
  6470. #define FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */
  6471. #define FSMC_BCR4_MTYP_Pos (2U)
  6472. #define FSMC_BCR4_MTYP_Msk (0x3UL << FSMC_BCR4_MTYP_Pos) /*!< 0x0000000C */
  6473. #define FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
  6474. #define FSMC_BCR4_MTYP_0 (0x1UL << FSMC_BCR4_MTYP_Pos) /*!< 0x00000004 */
  6475. #define FSMC_BCR4_MTYP_1 (0x2UL << FSMC_BCR4_MTYP_Pos) /*!< 0x00000008 */
  6476. #define FSMC_BCR4_MWID_Pos (4U)
  6477. #define FSMC_BCR4_MWID_Msk (0x3UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000030 */
  6478. #define FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
  6479. #define FSMC_BCR4_MWID_0 (0x1UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000010 */
  6480. #define FSMC_BCR4_MWID_1 (0x2UL << FSMC_BCR4_MWID_Pos) /*!< 0x00000020 */
  6481. #define FSMC_BCR4_FACCEN_Pos (6U)
  6482. #define FSMC_BCR4_FACCEN_Msk (0x1UL << FSMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */
  6483. #define FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk /*!<Flash access enable */
  6484. #define FSMC_BCR4_BURSTEN_Pos (8U)
  6485. #define FSMC_BCR4_BURSTEN_Msk (0x1UL << FSMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */
  6486. #define FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */
  6487. #define FSMC_BCR4_WAITPOL_Pos (9U)
  6488. #define FSMC_BCR4_WAITPOL_Msk (0x1UL << FSMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */
  6489. #define FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */
  6490. #define FSMC_BCR4_WRAPMOD_Pos (10U)
  6491. #define FSMC_BCR4_WRAPMOD_Msk (0x1UL << FSMC_BCR4_WRAPMOD_Pos) /*!< 0x00000400 */
  6492. #define FSMC_BCR4_WRAPMOD FSMC_BCR4_WRAPMOD_Msk /*!<Wrapped burst mode support */
  6493. #define FSMC_BCR4_WAITCFG_Pos (11U)
  6494. #define FSMC_BCR4_WAITCFG_Msk (0x1UL << FSMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */
  6495. #define FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */
  6496. #define FSMC_BCR4_WREN_Pos (12U)
  6497. #define FSMC_BCR4_WREN_Msk (0x1UL << FSMC_BCR4_WREN_Pos) /*!< 0x00001000 */
  6498. #define FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk /*!<Write enable bit */
  6499. #define FSMC_BCR4_WAITEN_Pos (13U)
  6500. #define FSMC_BCR4_WAITEN_Msk (0x1UL << FSMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */
  6501. #define FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk /*!<Wait enable bit */
  6502. #define FSMC_BCR4_EXTMOD_Pos (14U)
  6503. #define FSMC_BCR4_EXTMOD_Msk (0x1UL << FSMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */
  6504. #define FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */
  6505. #define FSMC_BCR4_ASYNCWAIT_Pos (15U)
  6506. #define FSMC_BCR4_ASYNCWAIT_Msk (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */
  6507. #define FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */
  6508. #define FSMC_BCR4_CPSIZE_Pos (16U)
  6509. #define FSMC_BCR4_CPSIZE_Msk (0x7UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00070000 */
  6510. #define FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk /*!<CRAM page size */
  6511. #define FSMC_BCR4_CPSIZE_0 (0x1UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00010000 */
  6512. #define FSMC_BCR4_CPSIZE_1 (0x2UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00020000 */
  6513. #define FSMC_BCR4_CPSIZE_2 (0x4UL << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00040000 */
  6514. #define FSMC_BCR4_CBURSTRW_Pos (19U)
  6515. #define FSMC_BCR4_CBURSTRW_Msk (0x1UL << FSMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */
  6516. #define FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */
  6517. /****************** Bit definition for FSMC_BTR1 register ******************/
  6518. #define FSMC_BTR1_ADDSET_Pos (0U)
  6519. #define FSMC_BTR1_ADDSET_Msk (0xFUL << FSMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */
  6520. #define FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6521. #define FSMC_BTR1_ADDSET_0 (0x1UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */
  6522. #define FSMC_BTR1_ADDSET_1 (0x2UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */
  6523. #define FSMC_BTR1_ADDSET_2 (0x4UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */
  6524. #define FSMC_BTR1_ADDSET_3 (0x8UL << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */
  6525. #define FSMC_BTR1_ADDHLD_Pos (4U)
  6526. #define FSMC_BTR1_ADDHLD_Msk (0xFUL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */
  6527. #define FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6528. #define FSMC_BTR1_ADDHLD_0 (0x1UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */
  6529. #define FSMC_BTR1_ADDHLD_1 (0x2UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */
  6530. #define FSMC_BTR1_ADDHLD_2 (0x4UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */
  6531. #define FSMC_BTR1_ADDHLD_3 (0x8UL << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */
  6532. #define FSMC_BTR1_DATAST_Pos (8U)
  6533. #define FSMC_BTR1_DATAST_Msk (0xFFUL << FSMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */
  6534. #define FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6535. #define FSMC_BTR1_DATAST_0 (0x01UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000100 */
  6536. #define FSMC_BTR1_DATAST_1 (0x02UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000200 */
  6537. #define FSMC_BTR1_DATAST_2 (0x04UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000400 */
  6538. #define FSMC_BTR1_DATAST_3 (0x08UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00000800 */
  6539. #define FSMC_BTR1_DATAST_4 (0x10UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00001000 */
  6540. #define FSMC_BTR1_DATAST_5 (0x20UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00002000 */
  6541. #define FSMC_BTR1_DATAST_6 (0x40UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00004000 */
  6542. #define FSMC_BTR1_DATAST_7 (0x80UL << FSMC_BTR1_DATAST_Pos) /*!< 0x00008000 */
  6543. #define FSMC_BTR1_BUSTURN_Pos (16U)
  6544. #define FSMC_BTR1_BUSTURN_Msk (0xFUL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */
  6545. #define FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6546. #define FSMC_BTR1_BUSTURN_0 (0x1UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */
  6547. #define FSMC_BTR1_BUSTURN_1 (0x2UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */
  6548. #define FSMC_BTR1_BUSTURN_2 (0x4UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */
  6549. #define FSMC_BTR1_BUSTURN_3 (0x8UL << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */
  6550. #define FSMC_BTR1_CLKDIV_Pos (20U)
  6551. #define FSMC_BTR1_CLKDIV_Msk (0xFUL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */
  6552. #define FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6553. #define FSMC_BTR1_CLKDIV_0 (0x1UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */
  6554. #define FSMC_BTR1_CLKDIV_1 (0x2UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */
  6555. #define FSMC_BTR1_CLKDIV_2 (0x4UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */
  6556. #define FSMC_BTR1_CLKDIV_3 (0x8UL << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */
  6557. #define FSMC_BTR1_DATLAT_Pos (24U)
  6558. #define FSMC_BTR1_DATLAT_Msk (0xFUL << FSMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */
  6559. #define FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6560. #define FSMC_BTR1_DATLAT_0 (0x1UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */
  6561. #define FSMC_BTR1_DATLAT_1 (0x2UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */
  6562. #define FSMC_BTR1_DATLAT_2 (0x4UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */
  6563. #define FSMC_BTR1_DATLAT_3 (0x8UL << FSMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */
  6564. #define FSMC_BTR1_ACCMOD_Pos (28U)
  6565. #define FSMC_BTR1_ACCMOD_Msk (0x3UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */
  6566. #define FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6567. #define FSMC_BTR1_ACCMOD_0 (0x1UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */
  6568. #define FSMC_BTR1_ACCMOD_1 (0x2UL << FSMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */
  6569. /****************** Bit definition for FSMC_BTR2 register *******************/
  6570. #define FSMC_BTR2_ADDSET_Pos (0U)
  6571. #define FSMC_BTR2_ADDSET_Msk (0xFUL << FSMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */
  6572. #define FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6573. #define FSMC_BTR2_ADDSET_0 (0x1UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */
  6574. #define FSMC_BTR2_ADDSET_1 (0x2UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */
  6575. #define FSMC_BTR2_ADDSET_2 (0x4UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */
  6576. #define FSMC_BTR2_ADDSET_3 (0x8UL << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */
  6577. #define FSMC_BTR2_ADDHLD_Pos (4U)
  6578. #define FSMC_BTR2_ADDHLD_Msk (0xFUL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */
  6579. #define FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6580. #define FSMC_BTR2_ADDHLD_0 (0x1UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */
  6581. #define FSMC_BTR2_ADDHLD_1 (0x2UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */
  6582. #define FSMC_BTR2_ADDHLD_2 (0x4UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */
  6583. #define FSMC_BTR2_ADDHLD_3 (0x8UL << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */
  6584. #define FSMC_BTR2_DATAST_Pos (8U)
  6585. #define FSMC_BTR2_DATAST_Msk (0xFFUL << FSMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */
  6586. #define FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6587. #define FSMC_BTR2_DATAST_0 (0x01UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000100 */
  6588. #define FSMC_BTR2_DATAST_1 (0x02UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000200 */
  6589. #define FSMC_BTR2_DATAST_2 (0x04UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000400 */
  6590. #define FSMC_BTR2_DATAST_3 (0x08UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00000800 */
  6591. #define FSMC_BTR2_DATAST_4 (0x10UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00001000 */
  6592. #define FSMC_BTR2_DATAST_5 (0x20UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00002000 */
  6593. #define FSMC_BTR2_DATAST_6 (0x40UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00004000 */
  6594. #define FSMC_BTR2_DATAST_7 (0x80UL << FSMC_BTR2_DATAST_Pos) /*!< 0x00008000 */
  6595. #define FSMC_BTR2_BUSTURN_Pos (16U)
  6596. #define FSMC_BTR2_BUSTURN_Msk (0xFUL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */
  6597. #define FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6598. #define FSMC_BTR2_BUSTURN_0 (0x1UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */
  6599. #define FSMC_BTR2_BUSTURN_1 (0x2UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */
  6600. #define FSMC_BTR2_BUSTURN_2 (0x4UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */
  6601. #define FSMC_BTR2_BUSTURN_3 (0x8UL << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */
  6602. #define FSMC_BTR2_CLKDIV_Pos (20U)
  6603. #define FSMC_BTR2_CLKDIV_Msk (0xFUL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */
  6604. #define FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6605. #define FSMC_BTR2_CLKDIV_0 (0x1UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */
  6606. #define FSMC_BTR2_CLKDIV_1 (0x2UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */
  6607. #define FSMC_BTR2_CLKDIV_2 (0x4UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */
  6608. #define FSMC_BTR2_CLKDIV_3 (0x8UL << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */
  6609. #define FSMC_BTR2_DATLAT_Pos (24U)
  6610. #define FSMC_BTR2_DATLAT_Msk (0xFUL << FSMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */
  6611. #define FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6612. #define FSMC_BTR2_DATLAT_0 (0x1UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */
  6613. #define FSMC_BTR2_DATLAT_1 (0x2UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */
  6614. #define FSMC_BTR2_DATLAT_2 (0x4UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */
  6615. #define FSMC_BTR2_DATLAT_3 (0x8UL << FSMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */
  6616. #define FSMC_BTR2_ACCMOD_Pos (28U)
  6617. #define FSMC_BTR2_ACCMOD_Msk (0x3UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */
  6618. #define FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6619. #define FSMC_BTR2_ACCMOD_0 (0x1UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */
  6620. #define FSMC_BTR2_ACCMOD_1 (0x2UL << FSMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */
  6621. /******************* Bit definition for FSMC_BTR3 register *******************/
  6622. #define FSMC_BTR3_ADDSET_Pos (0U)
  6623. #define FSMC_BTR3_ADDSET_Msk (0xFUL << FSMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */
  6624. #define FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6625. #define FSMC_BTR3_ADDSET_0 (0x1UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */
  6626. #define FSMC_BTR3_ADDSET_1 (0x2UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */
  6627. #define FSMC_BTR3_ADDSET_2 (0x4UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */
  6628. #define FSMC_BTR3_ADDSET_3 (0x8UL << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */
  6629. #define FSMC_BTR3_ADDHLD_Pos (4U)
  6630. #define FSMC_BTR3_ADDHLD_Msk (0xFUL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */
  6631. #define FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6632. #define FSMC_BTR3_ADDHLD_0 (0x1UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */
  6633. #define FSMC_BTR3_ADDHLD_1 (0x2UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */
  6634. #define FSMC_BTR3_ADDHLD_2 (0x4UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */
  6635. #define FSMC_BTR3_ADDHLD_3 (0x8UL << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */
  6636. #define FSMC_BTR3_DATAST_Pos (8U)
  6637. #define FSMC_BTR3_DATAST_Msk (0xFFUL << FSMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */
  6638. #define FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6639. #define FSMC_BTR3_DATAST_0 (0x01UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000100 */
  6640. #define FSMC_BTR3_DATAST_1 (0x02UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000200 */
  6641. #define FSMC_BTR3_DATAST_2 (0x04UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000400 */
  6642. #define FSMC_BTR3_DATAST_3 (0x08UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00000800 */
  6643. #define FSMC_BTR3_DATAST_4 (0x10UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00001000 */
  6644. #define FSMC_BTR3_DATAST_5 (0x20UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00002000 */
  6645. #define FSMC_BTR3_DATAST_6 (0x40UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00004000 */
  6646. #define FSMC_BTR3_DATAST_7 (0x80UL << FSMC_BTR3_DATAST_Pos) /*!< 0x00008000 */
  6647. #define FSMC_BTR3_BUSTURN_Pos (16U)
  6648. #define FSMC_BTR3_BUSTURN_Msk (0xFUL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */
  6649. #define FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6650. #define FSMC_BTR3_BUSTURN_0 (0x1UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */
  6651. #define FSMC_BTR3_BUSTURN_1 (0x2UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */
  6652. #define FSMC_BTR3_BUSTURN_2 (0x4UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */
  6653. #define FSMC_BTR3_BUSTURN_3 (0x8UL << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */
  6654. #define FSMC_BTR3_CLKDIV_Pos (20U)
  6655. #define FSMC_BTR3_CLKDIV_Msk (0xFUL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */
  6656. #define FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6657. #define FSMC_BTR3_CLKDIV_0 (0x1UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */
  6658. #define FSMC_BTR3_CLKDIV_1 (0x2UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */
  6659. #define FSMC_BTR3_CLKDIV_2 (0x4UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */
  6660. #define FSMC_BTR3_CLKDIV_3 (0x8UL << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */
  6661. #define FSMC_BTR3_DATLAT_Pos (24U)
  6662. #define FSMC_BTR3_DATLAT_Msk (0xFUL << FSMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */
  6663. #define FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6664. #define FSMC_BTR3_DATLAT_0 (0x1UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */
  6665. #define FSMC_BTR3_DATLAT_1 (0x2UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */
  6666. #define FSMC_BTR3_DATLAT_2 (0x4UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */
  6667. #define FSMC_BTR3_DATLAT_3 (0x8UL << FSMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */
  6668. #define FSMC_BTR3_ACCMOD_Pos (28U)
  6669. #define FSMC_BTR3_ACCMOD_Msk (0x3UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */
  6670. #define FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6671. #define FSMC_BTR3_ACCMOD_0 (0x1UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */
  6672. #define FSMC_BTR3_ACCMOD_1 (0x2UL << FSMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */
  6673. /****************** Bit definition for FSMC_BTR4 register *******************/
  6674. #define FSMC_BTR4_ADDSET_Pos (0U)
  6675. #define FSMC_BTR4_ADDSET_Msk (0xFUL << FSMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */
  6676. #define FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6677. #define FSMC_BTR4_ADDSET_0 (0x1UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */
  6678. #define FSMC_BTR4_ADDSET_1 (0x2UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */
  6679. #define FSMC_BTR4_ADDSET_2 (0x4UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */
  6680. #define FSMC_BTR4_ADDSET_3 (0x8UL << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */
  6681. #define FSMC_BTR4_ADDHLD_Pos (4U)
  6682. #define FSMC_BTR4_ADDHLD_Msk (0xFUL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */
  6683. #define FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6684. #define FSMC_BTR4_ADDHLD_0 (0x1UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */
  6685. #define FSMC_BTR4_ADDHLD_1 (0x2UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */
  6686. #define FSMC_BTR4_ADDHLD_2 (0x4UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */
  6687. #define FSMC_BTR4_ADDHLD_3 (0x8UL << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */
  6688. #define FSMC_BTR4_DATAST_Pos (8U)
  6689. #define FSMC_BTR4_DATAST_Msk (0xFFUL << FSMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */
  6690. #define FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6691. #define FSMC_BTR4_DATAST_0 (0x01UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000100 */
  6692. #define FSMC_BTR4_DATAST_1 (0x02UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000200 */
  6693. #define FSMC_BTR4_DATAST_2 (0x04UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000400 */
  6694. #define FSMC_BTR4_DATAST_3 (0x08UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00000800 */
  6695. #define FSMC_BTR4_DATAST_4 (0x10UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00001000 */
  6696. #define FSMC_BTR4_DATAST_5 (0x20UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00002000 */
  6697. #define FSMC_BTR4_DATAST_6 (0x40UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00004000 */
  6698. #define FSMC_BTR4_DATAST_7 (0x80UL << FSMC_BTR4_DATAST_Pos) /*!< 0x00008000 */
  6699. #define FSMC_BTR4_BUSTURN_Pos (16U)
  6700. #define FSMC_BTR4_BUSTURN_Msk (0xFUL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */
  6701. #define FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
  6702. #define FSMC_BTR4_BUSTURN_0 (0x1UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */
  6703. #define FSMC_BTR4_BUSTURN_1 (0x2UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */
  6704. #define FSMC_BTR4_BUSTURN_2 (0x4UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */
  6705. #define FSMC_BTR4_BUSTURN_3 (0x8UL << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */
  6706. #define FSMC_BTR4_CLKDIV_Pos (20U)
  6707. #define FSMC_BTR4_CLKDIV_Msk (0xFUL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */
  6708. #define FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
  6709. #define FSMC_BTR4_CLKDIV_0 (0x1UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */
  6710. #define FSMC_BTR4_CLKDIV_1 (0x2UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */
  6711. #define FSMC_BTR4_CLKDIV_2 (0x4UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */
  6712. #define FSMC_BTR4_CLKDIV_3 (0x8UL << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */
  6713. #define FSMC_BTR4_DATLAT_Pos (24U)
  6714. #define FSMC_BTR4_DATLAT_Msk (0xFUL << FSMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */
  6715. #define FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
  6716. #define FSMC_BTR4_DATLAT_0 (0x1UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */
  6717. #define FSMC_BTR4_DATLAT_1 (0x2UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */
  6718. #define FSMC_BTR4_DATLAT_2 (0x4UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */
  6719. #define FSMC_BTR4_DATLAT_3 (0x8UL << FSMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */
  6720. #define FSMC_BTR4_ACCMOD_Pos (28U)
  6721. #define FSMC_BTR4_ACCMOD_Msk (0x3UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */
  6722. #define FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6723. #define FSMC_BTR4_ACCMOD_0 (0x1UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */
  6724. #define FSMC_BTR4_ACCMOD_1 (0x2UL << FSMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */
  6725. /****************** Bit definition for FSMC_BWTR1 register ******************/
  6726. #define FSMC_BWTR1_ADDSET_Pos (0U)
  6727. #define FSMC_BWTR1_ADDSET_Msk (0xFUL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */
  6728. #define FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6729. #define FSMC_BWTR1_ADDSET_0 (0x1UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */
  6730. #define FSMC_BWTR1_ADDSET_1 (0x2UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */
  6731. #define FSMC_BWTR1_ADDSET_2 (0x4UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */
  6732. #define FSMC_BWTR1_ADDSET_3 (0x8UL << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */
  6733. #define FSMC_BWTR1_ADDHLD_Pos (4U)
  6734. #define FSMC_BWTR1_ADDHLD_Msk (0xFUL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */
  6735. #define FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6736. #define FSMC_BWTR1_ADDHLD_0 (0x1UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */
  6737. #define FSMC_BWTR1_ADDHLD_1 (0x2UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */
  6738. #define FSMC_BWTR1_ADDHLD_2 (0x4UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */
  6739. #define FSMC_BWTR1_ADDHLD_3 (0x8UL << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */
  6740. #define FSMC_BWTR1_DATAST_Pos (8U)
  6741. #define FSMC_BWTR1_DATAST_Msk (0xFFUL << FSMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */
  6742. #define FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6743. #define FSMC_BWTR1_DATAST_0 (0x01UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */
  6744. #define FSMC_BWTR1_DATAST_1 (0x02UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */
  6745. #define FSMC_BWTR1_DATAST_2 (0x04UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */
  6746. #define FSMC_BWTR1_DATAST_3 (0x08UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */
  6747. #define FSMC_BWTR1_DATAST_4 (0x10UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */
  6748. #define FSMC_BWTR1_DATAST_5 (0x20UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */
  6749. #define FSMC_BWTR1_DATAST_6 (0x40UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */
  6750. #define FSMC_BWTR1_DATAST_7 (0x80UL << FSMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */
  6751. #define FSMC_BWTR1_BUSTURN_Pos (16U)
  6752. #define FSMC_BWTR1_BUSTURN_Msk (0xFUL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */
  6753. #define FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6754. #define FSMC_BWTR1_BUSTURN_0 (0x1UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */
  6755. #define FSMC_BWTR1_BUSTURN_1 (0x2UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */
  6756. #define FSMC_BWTR1_BUSTURN_2 (0x4UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */
  6757. #define FSMC_BWTR1_BUSTURN_3 (0x8UL << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */
  6758. #define FSMC_BWTR1_ACCMOD_Pos (28U)
  6759. #define FSMC_BWTR1_ACCMOD_Msk (0x3UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */
  6760. #define FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6761. #define FSMC_BWTR1_ACCMOD_0 (0x1UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */
  6762. #define FSMC_BWTR1_ACCMOD_1 (0x2UL << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */
  6763. /****************** Bit definition for FSMC_BWTR2 register ******************/
  6764. #define FSMC_BWTR2_ADDSET_Pos (0U)
  6765. #define FSMC_BWTR2_ADDSET_Msk (0xFUL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */
  6766. #define FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6767. #define FSMC_BWTR2_ADDSET_0 (0x1UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */
  6768. #define FSMC_BWTR2_ADDSET_1 (0x2UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */
  6769. #define FSMC_BWTR2_ADDSET_2 (0x4UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */
  6770. #define FSMC_BWTR2_ADDSET_3 (0x8UL << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */
  6771. #define FSMC_BWTR2_ADDHLD_Pos (4U)
  6772. #define FSMC_BWTR2_ADDHLD_Msk (0xFUL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */
  6773. #define FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6774. #define FSMC_BWTR2_ADDHLD_0 (0x1UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */
  6775. #define FSMC_BWTR2_ADDHLD_1 (0x2UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */
  6776. #define FSMC_BWTR2_ADDHLD_2 (0x4UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */
  6777. #define FSMC_BWTR2_ADDHLD_3 (0x8UL << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */
  6778. #define FSMC_BWTR2_DATAST_Pos (8U)
  6779. #define FSMC_BWTR2_DATAST_Msk (0xFFUL << FSMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */
  6780. #define FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6781. #define FSMC_BWTR2_DATAST_0 (0x01UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */
  6782. #define FSMC_BWTR2_DATAST_1 (0x02UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */
  6783. #define FSMC_BWTR2_DATAST_2 (0x04UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */
  6784. #define FSMC_BWTR2_DATAST_3 (0x08UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */
  6785. #define FSMC_BWTR2_DATAST_4 (0x10UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */
  6786. #define FSMC_BWTR2_DATAST_5 (0x20UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */
  6787. #define FSMC_BWTR2_DATAST_6 (0x40UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */
  6788. #define FSMC_BWTR2_DATAST_7 (0x80UL << FSMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */
  6789. #define FSMC_BWTR2_BUSTURN_Pos (16U)
  6790. #define FSMC_BWTR2_BUSTURN_Msk (0xFUL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */
  6791. #define FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6792. #define FSMC_BWTR2_BUSTURN_0 (0x1UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */
  6793. #define FSMC_BWTR2_BUSTURN_1 (0x2UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */
  6794. #define FSMC_BWTR2_BUSTURN_2 (0x4UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */
  6795. #define FSMC_BWTR2_BUSTURN_3 (0x8UL << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */
  6796. #define FSMC_BWTR2_ACCMOD_Pos (28U)
  6797. #define FSMC_BWTR2_ACCMOD_Msk (0x3UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */
  6798. #define FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6799. #define FSMC_BWTR2_ACCMOD_0 (0x1UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */
  6800. #define FSMC_BWTR2_ACCMOD_1 (0x2UL << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */
  6801. /****************** Bit definition for FSMC_BWTR3 register ******************/
  6802. #define FSMC_BWTR3_ADDSET_Pos (0U)
  6803. #define FSMC_BWTR3_ADDSET_Msk (0xFUL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */
  6804. #define FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6805. #define FSMC_BWTR3_ADDSET_0 (0x1UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */
  6806. #define FSMC_BWTR3_ADDSET_1 (0x2UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */
  6807. #define FSMC_BWTR3_ADDSET_2 (0x4UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */
  6808. #define FSMC_BWTR3_ADDSET_3 (0x8UL << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */
  6809. #define FSMC_BWTR3_ADDHLD_Pos (4U)
  6810. #define FSMC_BWTR3_ADDHLD_Msk (0xFUL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */
  6811. #define FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6812. #define FSMC_BWTR3_ADDHLD_0 (0x1UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */
  6813. #define FSMC_BWTR3_ADDHLD_1 (0x2UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */
  6814. #define FSMC_BWTR3_ADDHLD_2 (0x4UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */
  6815. #define FSMC_BWTR3_ADDHLD_3 (0x8UL << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */
  6816. #define FSMC_BWTR3_DATAST_Pos (8U)
  6817. #define FSMC_BWTR3_DATAST_Msk (0xFFUL << FSMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */
  6818. #define FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
  6819. #define FSMC_BWTR3_DATAST_0 (0x01UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */
  6820. #define FSMC_BWTR3_DATAST_1 (0x02UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */
  6821. #define FSMC_BWTR3_DATAST_2 (0x04UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */
  6822. #define FSMC_BWTR3_DATAST_3 (0x08UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */
  6823. #define FSMC_BWTR3_DATAST_4 (0x10UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */
  6824. #define FSMC_BWTR3_DATAST_5 (0x20UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */
  6825. #define FSMC_BWTR3_DATAST_6 (0x40UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */
  6826. #define FSMC_BWTR3_DATAST_7 (0x80UL << FSMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */
  6827. #define FSMC_BWTR3_BUSTURN_Pos (16U)
  6828. #define FSMC_BWTR3_BUSTURN_Msk (0xFUL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */
  6829. #define FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6830. #define FSMC_BWTR3_BUSTURN_0 (0x1UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */
  6831. #define FSMC_BWTR3_BUSTURN_1 (0x2UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */
  6832. #define FSMC_BWTR3_BUSTURN_2 (0x4UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */
  6833. #define FSMC_BWTR3_BUSTURN_3 (0x8UL << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */
  6834. #define FSMC_BWTR3_ACCMOD_Pos (28U)
  6835. #define FSMC_BWTR3_ACCMOD_Msk (0x3UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */
  6836. #define FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6837. #define FSMC_BWTR3_ACCMOD_0 (0x1UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */
  6838. #define FSMC_BWTR3_ACCMOD_1 (0x2UL << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */
  6839. /****************** Bit definition for FSMC_BWTR4 register ******************/
  6840. #define FSMC_BWTR4_ADDSET_Pos (0U)
  6841. #define FSMC_BWTR4_ADDSET_Msk (0xFUL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */
  6842. #define FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
  6843. #define FSMC_BWTR4_ADDSET_0 (0x1UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */
  6844. #define FSMC_BWTR4_ADDSET_1 (0x2UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */
  6845. #define FSMC_BWTR4_ADDSET_2 (0x4UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */
  6846. #define FSMC_BWTR4_ADDSET_3 (0x8UL << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */
  6847. #define FSMC_BWTR4_ADDHLD_Pos (4U)
  6848. #define FSMC_BWTR4_ADDHLD_Msk (0xFUL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */
  6849. #define FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
  6850. #define FSMC_BWTR4_ADDHLD_0 (0x1UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */
  6851. #define FSMC_BWTR4_ADDHLD_1 (0x2UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */
  6852. #define FSMC_BWTR4_ADDHLD_2 (0x4UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */
  6853. #define FSMC_BWTR4_ADDHLD_3 (0x8UL << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */
  6854. #define FSMC_BWTR4_DATAST_Pos (8U)
  6855. #define FSMC_BWTR4_DATAST_Msk (0xFFUL << FSMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */
  6856. #define FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
  6857. #define FSMC_BWTR4_DATAST_0 0x00000100U /*!<Bit 0 */
  6858. #define FSMC_BWTR4_DATAST_1 0x00000200U /*!<Bit 1 */
  6859. #define FSMC_BWTR4_DATAST_2 0x00000400U /*!<Bit 2 */
  6860. #define FSMC_BWTR4_DATAST_3 0x00000800U /*!<Bit 3 */
  6861. #define FSMC_BWTR4_DATAST_4 0x00001000U /*!<Bit 4 */
  6862. #define FSMC_BWTR4_DATAST_5 0x00002000U /*!<Bit 5 */
  6863. #define FSMC_BWTR4_DATAST_6 0x00004000U /*!<Bit 6 */
  6864. #define FSMC_BWTR4_DATAST_7 0x00008000U /*!<Bit 7 */
  6865. #define FSMC_BWTR4_BUSTURN_Pos (16U)
  6866. #define FSMC_BWTR4_BUSTURN_Msk (0xFUL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */
  6867. #define FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
  6868. #define FSMC_BWTR4_BUSTURN_0 (0x1UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */
  6869. #define FSMC_BWTR4_BUSTURN_1 (0x2UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */
  6870. #define FSMC_BWTR4_BUSTURN_2 (0x4UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */
  6871. #define FSMC_BWTR4_BUSTURN_3 (0x8UL << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */
  6872. #define FSMC_BWTR4_ACCMOD_Pos (28U)
  6873. #define FSMC_BWTR4_ACCMOD_Msk (0x3UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */
  6874. #define FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
  6875. #define FSMC_BWTR4_ACCMOD_0 (0x1UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */
  6876. #define FSMC_BWTR4_ACCMOD_1 (0x2UL << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */
  6877. /****************** Bit definition for FSMC_PCR2 register *******************/
  6878. #define FSMC_PCR2_PWAITEN_Pos (1U)
  6879. #define FSMC_PCR2_PWAITEN_Msk (0x1UL << FSMC_PCR2_PWAITEN_Pos) /*!< 0x00000002 */
  6880. #define FSMC_PCR2_PWAITEN FSMC_PCR2_PWAITEN_Msk /*!<Wait feature enable bit */
  6881. #define FSMC_PCR2_PBKEN_Pos (2U)
  6882. #define FSMC_PCR2_PBKEN_Msk (0x1UL << FSMC_PCR2_PBKEN_Pos) /*!< 0x00000004 */
  6883. #define FSMC_PCR2_PBKEN FSMC_PCR2_PBKEN_Msk /*!<PC Card/NAND Flash memory bank enable bit */
  6884. #define FSMC_PCR2_PTYP_Pos (3U)
  6885. #define FSMC_PCR2_PTYP_Msk (0x1UL << FSMC_PCR2_PTYP_Pos) /*!< 0x00000008 */
  6886. #define FSMC_PCR2_PTYP FSMC_PCR2_PTYP_Msk /*!<Memory type */
  6887. #define FSMC_PCR2_PWID_Pos (4U)
  6888. #define FSMC_PCR2_PWID_Msk (0x3UL << FSMC_PCR2_PWID_Pos) /*!< 0x00000030 */
  6889. #define FSMC_PCR2_PWID FSMC_PCR2_PWID_Msk /*!<PWID[1:0] bits (NAND Flash databus width) */
  6890. #define FSMC_PCR2_PWID_0 (0x1UL << FSMC_PCR2_PWID_Pos) /*!< 0x00000010 */
  6891. #define FSMC_PCR2_PWID_1 (0x2UL << FSMC_PCR2_PWID_Pos) /*!< 0x00000020 */
  6892. #define FSMC_PCR2_ECCEN_Pos (6U)
  6893. #define FSMC_PCR2_ECCEN_Msk (0x1UL << FSMC_PCR2_ECCEN_Pos) /*!< 0x00000040 */
  6894. #define FSMC_PCR2_ECCEN FSMC_PCR2_ECCEN_Msk /*!<ECC computation logic enable bit */
  6895. #define FSMC_PCR2_TCLR_Pos (9U)
  6896. #define FSMC_PCR2_TCLR_Msk (0xFUL << FSMC_PCR2_TCLR_Pos) /*!< 0x00001E00 */
  6897. #define FSMC_PCR2_TCLR FSMC_PCR2_TCLR_Msk /*!<TCLR[3:0] bits (CLE to RE delay) */
  6898. #define FSMC_PCR2_TCLR_0 (0x1UL << FSMC_PCR2_TCLR_Pos) /*!< 0x00000200 */
  6899. #define FSMC_PCR2_TCLR_1 (0x2UL << FSMC_PCR2_TCLR_Pos) /*!< 0x00000400 */
  6900. #define FSMC_PCR2_TCLR_2 (0x4UL << FSMC_PCR2_TCLR_Pos) /*!< 0x00000800 */
  6901. #define FSMC_PCR2_TCLR_3 (0x8UL << FSMC_PCR2_TCLR_Pos) /*!< 0x00001000 */
  6902. #define FSMC_PCR2_TAR_Pos (13U)
  6903. #define FSMC_PCR2_TAR_Msk (0xFUL << FSMC_PCR2_TAR_Pos) /*!< 0x0001E000 */
  6904. #define FSMC_PCR2_TAR FSMC_PCR2_TAR_Msk /*!<TAR[3:0] bits (ALE to RE delay) */
  6905. #define FSMC_PCR2_TAR_0 (0x1UL << FSMC_PCR2_TAR_Pos) /*!< 0x00002000 */
  6906. #define FSMC_PCR2_TAR_1 (0x2UL << FSMC_PCR2_TAR_Pos) /*!< 0x00004000 */
  6907. #define FSMC_PCR2_TAR_2 (0x4UL << FSMC_PCR2_TAR_Pos) /*!< 0x00008000 */
  6908. #define FSMC_PCR2_TAR_3 (0x8UL << FSMC_PCR2_TAR_Pos) /*!< 0x00010000 */
  6909. #define FSMC_PCR2_ECCPS_Pos (17U)
  6910. #define FSMC_PCR2_ECCPS_Msk (0x7UL << FSMC_PCR2_ECCPS_Pos) /*!< 0x000E0000 */
  6911. #define FSMC_PCR2_ECCPS FSMC_PCR2_ECCPS_Msk /*!<ECCPS[1:0] bits (ECC page size) */
  6912. #define FSMC_PCR2_ECCPS_0 (0x1UL << FSMC_PCR2_ECCPS_Pos) /*!< 0x00020000 */
  6913. #define FSMC_PCR2_ECCPS_1 (0x2UL << FSMC_PCR2_ECCPS_Pos) /*!< 0x00040000 */
  6914. #define FSMC_PCR2_ECCPS_2 (0x4UL << FSMC_PCR2_ECCPS_Pos) /*!< 0x00080000 */
  6915. /****************** Bit definition for FSMC_PCR3 register *******************/
  6916. #define FSMC_PCR3_PWAITEN_Pos (1U)
  6917. #define FSMC_PCR3_PWAITEN_Msk (0x1UL << FSMC_PCR3_PWAITEN_Pos) /*!< 0x00000002 */
  6918. #define FSMC_PCR3_PWAITEN FSMC_PCR3_PWAITEN_Msk /*!<Wait feature enable bit */
  6919. #define FSMC_PCR3_PBKEN_Pos (2U)
  6920. #define FSMC_PCR3_PBKEN_Msk (0x1UL << FSMC_PCR3_PBKEN_Pos) /*!< 0x00000004 */
  6921. #define FSMC_PCR3_PBKEN FSMC_PCR3_PBKEN_Msk /*!<PC Card/NAND Flash memory bank enable bit */
  6922. #define FSMC_PCR3_PTYP_Pos (3U)
  6923. #define FSMC_PCR3_PTYP_Msk (0x1UL << FSMC_PCR3_PTYP_Pos) /*!< 0x00000008 */
  6924. #define FSMC_PCR3_PTYP FSMC_PCR3_PTYP_Msk /*!<Memory type */
  6925. #define FSMC_PCR3_PWID_Pos (4U)
  6926. #define FSMC_PCR3_PWID_Msk (0x3UL << FSMC_PCR3_PWID_Pos) /*!< 0x00000030 */
  6927. #define FSMC_PCR3_PWID FSMC_PCR3_PWID_Msk /*!<PWID[1:0] bits (NAND Flash databus width) */
  6928. #define FSMC_PCR3_PWID_0 (0x1UL << FSMC_PCR3_PWID_Pos) /*!< 0x00000010 */
  6929. #define FSMC_PCR3_PWID_1 (0x2UL << FSMC_PCR3_PWID_Pos) /*!< 0x00000020 */
  6930. #define FSMC_PCR3_ECCEN_Pos (6U)
  6931. #define FSMC_PCR3_ECCEN_Msk (0x1UL << FSMC_PCR3_ECCEN_Pos) /*!< 0x00000040 */
  6932. #define FSMC_PCR3_ECCEN FSMC_PCR3_ECCEN_Msk /*!<ECC computation logic enable bit */
  6933. #define FSMC_PCR3_TCLR_Pos (9U)
  6934. #define FSMC_PCR3_TCLR_Msk (0xFUL << FSMC_PCR3_TCLR_Pos) /*!< 0x00001E00 */
  6935. #define FSMC_PCR3_TCLR FSMC_PCR3_TCLR_Msk /*!<TCLR[3:0] bits (CLE to RE delay) */
  6936. #define FSMC_PCR3_TCLR_0 (0x1UL << FSMC_PCR3_TCLR_Pos) /*!< 0x00000200 */
  6937. #define FSMC_PCR3_TCLR_1 (0x2UL << FSMC_PCR3_TCLR_Pos) /*!< 0x00000400 */
  6938. #define FSMC_PCR3_TCLR_2 (0x4UL << FSMC_PCR3_TCLR_Pos) /*!< 0x00000800 */
  6939. #define FSMC_PCR3_TCLR_3 (0x8UL << FSMC_PCR3_TCLR_Pos) /*!< 0x00001000 */
  6940. #define FSMC_PCR3_TAR_Pos (13U)
  6941. #define FSMC_PCR3_TAR_Msk (0xFUL << FSMC_PCR3_TAR_Pos) /*!< 0x0001E000 */
  6942. #define FSMC_PCR3_TAR FSMC_PCR3_TAR_Msk /*!<TAR[3:0] bits (ALE to RE delay) */
  6943. #define FSMC_PCR3_TAR_0 (0x1UL << FSMC_PCR3_TAR_Pos) /*!< 0x00002000 */
  6944. #define FSMC_PCR3_TAR_1 (0x2UL << FSMC_PCR3_TAR_Pos) /*!< 0x00004000 */
  6945. #define FSMC_PCR3_TAR_2 (0x4UL << FSMC_PCR3_TAR_Pos) /*!< 0x00008000 */
  6946. #define FSMC_PCR3_TAR_3 (0x8UL << FSMC_PCR3_TAR_Pos) /*!< 0x00010000 */
  6947. #define FSMC_PCR3_ECCPS_Pos (17U)
  6948. #define FSMC_PCR3_ECCPS_Msk (0x7UL << FSMC_PCR3_ECCPS_Pos) /*!< 0x000E0000 */
  6949. #define FSMC_PCR3_ECCPS FSMC_PCR3_ECCPS_Msk /*!<ECCPS[2:0] bits (ECC page size) */
  6950. #define FSMC_PCR3_ECCPS_0 (0x1UL << FSMC_PCR3_ECCPS_Pos) /*!< 0x00020000 */
  6951. #define FSMC_PCR3_ECCPS_1 (0x2UL << FSMC_PCR3_ECCPS_Pos) /*!< 0x00040000 */
  6952. #define FSMC_PCR3_ECCPS_2 (0x4UL << FSMC_PCR3_ECCPS_Pos) /*!< 0x00080000 */
  6953. /****************** Bit definition for FSMC_PCR4 register *******************/
  6954. #define FSMC_PCR4_PWAITEN_Pos (1U)
  6955. #define FSMC_PCR4_PWAITEN_Msk (0x1UL << FSMC_PCR4_PWAITEN_Pos) /*!< 0x00000002 */
  6956. #define FSMC_PCR4_PWAITEN FSMC_PCR4_PWAITEN_Msk /*!<Wait feature enable bit */
  6957. #define FSMC_PCR4_PBKEN_Pos (2U)
  6958. #define FSMC_PCR4_PBKEN_Msk (0x1UL << FSMC_PCR4_PBKEN_Pos) /*!< 0x00000004 */
  6959. #define FSMC_PCR4_PBKEN FSMC_PCR4_PBKEN_Msk /*!<PC Card/NAND Flash memory bank enable bit */
  6960. #define FSMC_PCR4_PTYP_Pos (3U)
  6961. #define FSMC_PCR4_PTYP_Msk (0x1UL << FSMC_PCR4_PTYP_Pos) /*!< 0x00000008 */
  6962. #define FSMC_PCR4_PTYP FSMC_PCR4_PTYP_Msk /*!<Memory type */
  6963. #define FSMC_PCR4_PWID_Pos (4U)
  6964. #define FSMC_PCR4_PWID_Msk (0x3UL << FSMC_PCR4_PWID_Pos) /*!< 0x00000030 */
  6965. #define FSMC_PCR4_PWID FSMC_PCR4_PWID_Msk /*!<PWID[1:0] bits (NAND Flash databus width) */
  6966. #define FSMC_PCR4_PWID_0 (0x1UL << FSMC_PCR4_PWID_Pos) /*!< 0x00000010 */
  6967. #define FSMC_PCR4_PWID_1 (0x2UL << FSMC_PCR4_PWID_Pos) /*!< 0x00000020 */
  6968. #define FSMC_PCR4_ECCEN_Pos (6U)
  6969. #define FSMC_PCR4_ECCEN_Msk (0x1UL << FSMC_PCR4_ECCEN_Pos) /*!< 0x00000040 */
  6970. #define FSMC_PCR4_ECCEN FSMC_PCR4_ECCEN_Msk /*!<ECC computation logic enable bit */
  6971. #define FSMC_PCR4_TCLR_Pos (9U)
  6972. #define FSMC_PCR4_TCLR_Msk (0xFUL << FSMC_PCR4_TCLR_Pos) /*!< 0x00001E00 */
  6973. #define FSMC_PCR4_TCLR FSMC_PCR4_TCLR_Msk /*!<TCLR[3:0] bits (CLE to RE delay) */
  6974. #define FSMC_PCR4_TCLR_0 (0x1UL << FSMC_PCR4_TCLR_Pos) /*!< 0x00000200 */
  6975. #define FSMC_PCR4_TCLR_1 (0x2UL << FSMC_PCR4_TCLR_Pos) /*!< 0x00000400 */
  6976. #define FSMC_PCR4_TCLR_2 (0x4UL << FSMC_PCR4_TCLR_Pos) /*!< 0x00000800 */
  6977. #define FSMC_PCR4_TCLR_3 (0x8UL << FSMC_PCR4_TCLR_Pos) /*!< 0x00001000 */
  6978. #define FSMC_PCR4_TAR_Pos (13U)
  6979. #define FSMC_PCR4_TAR_Msk (0xFUL << FSMC_PCR4_TAR_Pos) /*!< 0x0001E000 */
  6980. #define FSMC_PCR4_TAR FSMC_PCR4_TAR_Msk /*!<TAR[3:0] bits (ALE to RE delay) */
  6981. #define FSMC_PCR4_TAR_0 (0x1UL << FSMC_PCR4_TAR_Pos) /*!< 0x00002000 */
  6982. #define FSMC_PCR4_TAR_1 (0x2UL << FSMC_PCR4_TAR_Pos) /*!< 0x00004000 */
  6983. #define FSMC_PCR4_TAR_2 (0x4UL << FSMC_PCR4_TAR_Pos) /*!< 0x00008000 */
  6984. #define FSMC_PCR4_TAR_3 (0x8UL << FSMC_PCR4_TAR_Pos) /*!< 0x00010000 */
  6985. #define FSMC_PCR4_ECCPS_Pos (17U)
  6986. #define FSMC_PCR4_ECCPS_Msk (0x7UL << FSMC_PCR4_ECCPS_Pos) /*!< 0x000E0000 */
  6987. #define FSMC_PCR4_ECCPS FSMC_PCR4_ECCPS_Msk /*!<ECCPS[2:0] bits (ECC page size) */
  6988. #define FSMC_PCR4_ECCPS_0 (0x1UL << FSMC_PCR4_ECCPS_Pos) /*!< 0x00020000 */
  6989. #define FSMC_PCR4_ECCPS_1 (0x2UL << FSMC_PCR4_ECCPS_Pos) /*!< 0x00040000 */
  6990. #define FSMC_PCR4_ECCPS_2 (0x4UL << FSMC_PCR4_ECCPS_Pos) /*!< 0x00080000 */
  6991. /******************* Bit definition for FSMC_SR2 register *******************/
  6992. #define FSMC_SR2_IRS_Pos (0U)
  6993. #define FSMC_SR2_IRS_Msk (0x1UL << FSMC_SR2_IRS_Pos) /*!< 0x00000001 */
  6994. #define FSMC_SR2_IRS FSMC_SR2_IRS_Msk /*!<Interrupt Rising Edge status */
  6995. #define FSMC_SR2_ILS_Pos (1U)
  6996. #define FSMC_SR2_ILS_Msk (0x1UL << FSMC_SR2_ILS_Pos) /*!< 0x00000002 */
  6997. #define FSMC_SR2_ILS FSMC_SR2_ILS_Msk /*!<Interrupt Level status */
  6998. #define FSMC_SR2_IFS_Pos (2U)
  6999. #define FSMC_SR2_IFS_Msk (0x1UL << FSMC_SR2_IFS_Pos) /*!< 0x00000004 */
  7000. #define FSMC_SR2_IFS FSMC_SR2_IFS_Msk /*!<Interrupt Falling Edge status */
  7001. #define FSMC_SR2_IREN_Pos (3U)
  7002. #define FSMC_SR2_IREN_Msk (0x1UL << FSMC_SR2_IREN_Pos) /*!< 0x00000008 */
  7003. #define FSMC_SR2_IREN FSMC_SR2_IREN_Msk /*!<Interrupt Rising Edge detection Enable bit */
  7004. #define FSMC_SR2_ILEN_Pos (4U)
  7005. #define FSMC_SR2_ILEN_Msk (0x1UL << FSMC_SR2_ILEN_Pos) /*!< 0x00000010 */
  7006. #define FSMC_SR2_ILEN FSMC_SR2_ILEN_Msk /*!<Interrupt Level detection Enable bit */
  7007. #define FSMC_SR2_IFEN_Pos (5U)
  7008. #define FSMC_SR2_IFEN_Msk (0x1UL << FSMC_SR2_IFEN_Pos) /*!< 0x00000020 */
  7009. #define FSMC_SR2_IFEN FSMC_SR2_IFEN_Msk /*!<Interrupt Falling Edge detection Enable bit */
  7010. #define FSMC_SR2_FEMPT_Pos (6U)
  7011. #define FSMC_SR2_FEMPT_Msk (0x1UL << FSMC_SR2_FEMPT_Pos) /*!< 0x00000040 */
  7012. #define FSMC_SR2_FEMPT FSMC_SR2_FEMPT_Msk /*!<FIFO empty */
  7013. /******************* Bit definition for FSMC_SR3 register *******************/
  7014. #define FSMC_SR3_IRS_Pos (0U)
  7015. #define FSMC_SR3_IRS_Msk (0x1UL << FSMC_SR3_IRS_Pos) /*!< 0x00000001 */
  7016. #define FSMC_SR3_IRS FSMC_SR3_IRS_Msk /*!<Interrupt Rising Edge status */
  7017. #define FSMC_SR3_ILS_Pos (1U)
  7018. #define FSMC_SR3_ILS_Msk (0x1UL << FSMC_SR3_ILS_Pos) /*!< 0x00000002 */
  7019. #define FSMC_SR3_ILS FSMC_SR3_ILS_Msk /*!<Interrupt Level status */
  7020. #define FSMC_SR3_IFS_Pos (2U)
  7021. #define FSMC_SR3_IFS_Msk (0x1UL << FSMC_SR3_IFS_Pos) /*!< 0x00000004 */
  7022. #define FSMC_SR3_IFS FSMC_SR3_IFS_Msk /*!<Interrupt Falling Edge status */
  7023. #define FSMC_SR3_IREN_Pos (3U)
  7024. #define FSMC_SR3_IREN_Msk (0x1UL << FSMC_SR3_IREN_Pos) /*!< 0x00000008 */
  7025. #define FSMC_SR3_IREN FSMC_SR3_IREN_Msk /*!<Interrupt Rising Edge detection Enable bit */
  7026. #define FSMC_SR3_ILEN_Pos (4U)
  7027. #define FSMC_SR3_ILEN_Msk (0x1UL << FSMC_SR3_ILEN_Pos) /*!< 0x00000010 */
  7028. #define FSMC_SR3_ILEN FSMC_SR3_ILEN_Msk /*!<Interrupt Level detection Enable bit */
  7029. #define FSMC_SR3_IFEN_Pos (5U)
  7030. #define FSMC_SR3_IFEN_Msk (0x1UL << FSMC_SR3_IFEN_Pos) /*!< 0x00000020 */
  7031. #define FSMC_SR3_IFEN FSMC_SR3_IFEN_Msk /*!<Interrupt Falling Edge detection Enable bit */
  7032. #define FSMC_SR3_FEMPT_Pos (6U)
  7033. #define FSMC_SR3_FEMPT_Msk (0x1UL << FSMC_SR3_FEMPT_Pos) /*!< 0x00000040 */
  7034. #define FSMC_SR3_FEMPT FSMC_SR3_FEMPT_Msk /*!<FIFO empty */
  7035. /******************* Bit definition for FSMC_SR4 register *******************/
  7036. #define FSMC_SR4_IRS_Pos (0U)
  7037. #define FSMC_SR4_IRS_Msk (0x1UL << FSMC_SR4_IRS_Pos) /*!< 0x00000001 */
  7038. #define FSMC_SR4_IRS FSMC_SR4_IRS_Msk /*!<Interrupt Rising Edge status */
  7039. #define FSMC_SR4_ILS_Pos (1U)
  7040. #define FSMC_SR4_ILS_Msk (0x1UL << FSMC_SR4_ILS_Pos) /*!< 0x00000002 */
  7041. #define FSMC_SR4_ILS FSMC_SR4_ILS_Msk /*!<Interrupt Level status */
  7042. #define FSMC_SR4_IFS_Pos (2U)
  7043. #define FSMC_SR4_IFS_Msk (0x1UL << FSMC_SR4_IFS_Pos) /*!< 0x00000004 */
  7044. #define FSMC_SR4_IFS FSMC_SR4_IFS_Msk /*!<Interrupt Falling Edge status */
  7045. #define FSMC_SR4_IREN_Pos (3U)
  7046. #define FSMC_SR4_IREN_Msk (0x1UL << FSMC_SR4_IREN_Pos) /*!< 0x00000008 */
  7047. #define FSMC_SR4_IREN FSMC_SR4_IREN_Msk /*!<Interrupt Rising Edge detection Enable bit */
  7048. #define FSMC_SR4_ILEN_Pos (4U)
  7049. #define FSMC_SR4_ILEN_Msk (0x1UL << FSMC_SR4_ILEN_Pos) /*!< 0x00000010 */
  7050. #define FSMC_SR4_ILEN FSMC_SR4_ILEN_Msk /*!<Interrupt Level detection Enable bit */
  7051. #define FSMC_SR4_IFEN_Pos (5U)
  7052. #define FSMC_SR4_IFEN_Msk (0x1UL << FSMC_SR4_IFEN_Pos) /*!< 0x00000020 */
  7053. #define FSMC_SR4_IFEN FSMC_SR4_IFEN_Msk /*!<Interrupt Falling Edge detection Enable bit */
  7054. #define FSMC_SR4_FEMPT_Pos (6U)
  7055. #define FSMC_SR4_FEMPT_Msk (0x1UL << FSMC_SR4_FEMPT_Pos) /*!< 0x00000040 */
  7056. #define FSMC_SR4_FEMPT FSMC_SR4_FEMPT_Msk /*!<FIFO empty */
  7057. /****************** Bit definition for FSMC_PMEM2 register ******************/
  7058. #define FSMC_PMEM2_MEMSET2_Pos (0U)
  7059. #define FSMC_PMEM2_MEMSET2_Msk (0xFFUL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x000000FF */
  7060. #define FSMC_PMEM2_MEMSET2 FSMC_PMEM2_MEMSET2_Msk /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
  7061. #define FSMC_PMEM2_MEMSET2_0 (0x01UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000001 */
  7062. #define FSMC_PMEM2_MEMSET2_1 (0x02UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000002 */
  7063. #define FSMC_PMEM2_MEMSET2_2 (0x04UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000004 */
  7064. #define FSMC_PMEM2_MEMSET2_3 (0x08UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000008 */
  7065. #define FSMC_PMEM2_MEMSET2_4 (0x10UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000010 */
  7066. #define FSMC_PMEM2_MEMSET2_5 (0x20UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000020 */
  7067. #define FSMC_PMEM2_MEMSET2_6 (0x40UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000040 */
  7068. #define FSMC_PMEM2_MEMSET2_7 (0x80UL << FSMC_PMEM2_MEMSET2_Pos) /*!< 0x00000080 */
  7069. #define FSMC_PMEM2_MEMWAIT2_Pos (8U)
  7070. #define FSMC_PMEM2_MEMWAIT2_Msk (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x0000FF00 */
  7071. #define FSMC_PMEM2_MEMWAIT2 FSMC_PMEM2_MEMWAIT2_Msk /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
  7072. #define FSMC_PMEM2_MEMWAIT2_0 (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00000100 */
  7073. #define FSMC_PMEM2_MEMWAIT2_1 (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00000200 */
  7074. #define FSMC_PMEM2_MEMWAIT2_2 (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00000400 */
  7075. #define FSMC_PMEM2_MEMWAIT2_3 (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00000800 */
  7076. #define FSMC_PMEM2_MEMWAIT2_4 (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00001000 */
  7077. #define FSMC_PMEM2_MEMWAIT2_5 (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00002000 */
  7078. #define FSMC_PMEM2_MEMWAIT2_6 (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00004000 */
  7079. #define FSMC_PMEM2_MEMWAIT2_7 (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos) /*!< 0x00008000 */
  7080. #define FSMC_PMEM2_MEMHOLD2_Pos (16U)
  7081. #define FSMC_PMEM2_MEMHOLD2_Msk (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00FF0000 */
  7082. #define FSMC_PMEM2_MEMHOLD2 FSMC_PMEM2_MEMHOLD2_Msk /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
  7083. #define FSMC_PMEM2_MEMHOLD2_0 (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00010000 */
  7084. #define FSMC_PMEM2_MEMHOLD2_1 (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00020000 */
  7085. #define FSMC_PMEM2_MEMHOLD2_2 (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00040000 */
  7086. #define FSMC_PMEM2_MEMHOLD2_3 (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00080000 */
  7087. #define FSMC_PMEM2_MEMHOLD2_4 (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00100000 */
  7088. #define FSMC_PMEM2_MEMHOLD2_5 (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00200000 */
  7089. #define FSMC_PMEM2_MEMHOLD2_6 (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00400000 */
  7090. #define FSMC_PMEM2_MEMHOLD2_7 (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00800000 */
  7091. #define FSMC_PMEM2_MEMHIZ2_Pos (24U)
  7092. #define FSMC_PMEM2_MEMHIZ2_Msk (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0xFF000000 */
  7093. #define FSMC_PMEM2_MEMHIZ2 FSMC_PMEM2_MEMHIZ2_Msk /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
  7094. #define FSMC_PMEM2_MEMHIZ2_0 (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x01000000 */
  7095. #define FSMC_PMEM2_MEMHIZ2_1 (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x02000000 */
  7096. #define FSMC_PMEM2_MEMHIZ2_2 (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x04000000 */
  7097. #define FSMC_PMEM2_MEMHIZ2_3 (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x08000000 */
  7098. #define FSMC_PMEM2_MEMHIZ2_4 (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x10000000 */
  7099. #define FSMC_PMEM2_MEMHIZ2_5 (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x20000000 */
  7100. #define FSMC_PMEM2_MEMHIZ2_6 (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x40000000 */
  7101. #define FSMC_PMEM2_MEMHIZ2_7 (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos) /*!< 0x80000000 */
  7102. /****************** Bit definition for FSMC_PMEM3 register ******************/
  7103. #define FSMC_PMEM3_MEMSET3_Pos (0U)
  7104. #define FSMC_PMEM3_MEMSET3_Msk (0xFFUL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x000000FF */
  7105. #define FSMC_PMEM3_MEMSET3 FSMC_PMEM3_MEMSET3_Msk /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
  7106. #define FSMC_PMEM3_MEMSET3_0 (0x01UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000001 */
  7107. #define FSMC_PMEM3_MEMSET3_1 (0x02UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000002 */
  7108. #define FSMC_PMEM3_MEMSET3_2 (0x04UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000004 */
  7109. #define FSMC_PMEM3_MEMSET3_3 (0x08UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000008 */
  7110. #define FSMC_PMEM3_MEMSET3_4 (0x10UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000010 */
  7111. #define FSMC_PMEM3_MEMSET3_5 (0x20UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000020 */
  7112. #define FSMC_PMEM3_MEMSET3_6 (0x40UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000040 */
  7113. #define FSMC_PMEM3_MEMSET3_7 (0x80UL << FSMC_PMEM3_MEMSET3_Pos) /*!< 0x00000080 */
  7114. #define FSMC_PMEM3_MEMWAIT3_Pos (8U)
  7115. #define FSMC_PMEM3_MEMWAIT3_Msk (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x0000FF00 */
  7116. #define FSMC_PMEM3_MEMWAIT3 FSMC_PMEM3_MEMWAIT3_Msk /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
  7117. #define FSMC_PMEM3_MEMWAIT3_0 (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00000100 */
  7118. #define FSMC_PMEM3_MEMWAIT3_1 (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00000200 */
  7119. #define FSMC_PMEM3_MEMWAIT3_2 (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00000400 */
  7120. #define FSMC_PMEM3_MEMWAIT3_3 (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00000800 */
  7121. #define FSMC_PMEM3_MEMWAIT3_4 (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00001000 */
  7122. #define FSMC_PMEM3_MEMWAIT3_5 (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00002000 */
  7123. #define FSMC_PMEM3_MEMWAIT3_6 (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00004000 */
  7124. #define FSMC_PMEM3_MEMWAIT3_7 (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos) /*!< 0x00008000 */
  7125. #define FSMC_PMEM3_MEMHOLD3_Pos (16U)
  7126. #define FSMC_PMEM3_MEMHOLD3_Msk (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00FF0000 */
  7127. #define FSMC_PMEM3_MEMHOLD3 FSMC_PMEM3_MEMHOLD3_Msk /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
  7128. #define FSMC_PMEM3_MEMHOLD3_0 (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00010000 */
  7129. #define FSMC_PMEM3_MEMHOLD3_1 (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00020000 */
  7130. #define FSMC_PMEM3_MEMHOLD3_2 (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00040000 */
  7131. #define FSMC_PMEM3_MEMHOLD3_3 (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00080000 */
  7132. #define FSMC_PMEM3_MEMHOLD3_4 (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00100000 */
  7133. #define FSMC_PMEM3_MEMHOLD3_5 (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00200000 */
  7134. #define FSMC_PMEM3_MEMHOLD3_6 (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00400000 */
  7135. #define FSMC_PMEM3_MEMHOLD3_7 (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00800000 */
  7136. #define FSMC_PMEM3_MEMHIZ3_Pos (24U)
  7137. #define FSMC_PMEM3_MEMHIZ3_Msk (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0xFF000000 */
  7138. #define FSMC_PMEM3_MEMHIZ3 FSMC_PMEM3_MEMHIZ3_Msk /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
  7139. #define FSMC_PMEM3_MEMHIZ3_0 (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x01000000 */
  7140. #define FSMC_PMEM3_MEMHIZ3_1 (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x02000000 */
  7141. #define FSMC_PMEM3_MEMHIZ3_2 (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x04000000 */
  7142. #define FSMC_PMEM3_MEMHIZ3_3 (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x08000000 */
  7143. #define FSMC_PMEM3_MEMHIZ3_4 (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x10000000 */
  7144. #define FSMC_PMEM3_MEMHIZ3_5 (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x20000000 */
  7145. #define FSMC_PMEM3_MEMHIZ3_6 (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x40000000 */
  7146. #define FSMC_PMEM3_MEMHIZ3_7 (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos) /*!< 0x80000000 */
  7147. /****************** Bit definition for FSMC_PMEM4 register ******************/
  7148. #define FSMC_PMEM4_MEMSET4_Pos (0U)
  7149. #define FSMC_PMEM4_MEMSET4_Msk (0xFFUL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x000000FF */
  7150. #define FSMC_PMEM4_MEMSET4 FSMC_PMEM4_MEMSET4_Msk /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
  7151. #define FSMC_PMEM4_MEMSET4_0 (0x01UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000001 */
  7152. #define FSMC_PMEM4_MEMSET4_1 (0x02UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000002 */
  7153. #define FSMC_PMEM4_MEMSET4_2 (0x04UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000004 */
  7154. #define FSMC_PMEM4_MEMSET4_3 (0x08UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000008 */
  7155. #define FSMC_PMEM4_MEMSET4_4 (0x10UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000010 */
  7156. #define FSMC_PMEM4_MEMSET4_5 (0x20UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000020 */
  7157. #define FSMC_PMEM4_MEMSET4_6 (0x40UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000040 */
  7158. #define FSMC_PMEM4_MEMSET4_7 (0x80UL << FSMC_PMEM4_MEMSET4_Pos) /*!< 0x00000080 */
  7159. #define FSMC_PMEM4_MEMWAIT4_Pos (8U)
  7160. #define FSMC_PMEM4_MEMWAIT4_Msk (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x0000FF00 */
  7161. #define FSMC_PMEM4_MEMWAIT4 FSMC_PMEM4_MEMWAIT4_Msk /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
  7162. #define FSMC_PMEM4_MEMWAIT4_0 (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00000100 */
  7163. #define FSMC_PMEM4_MEMWAIT4_1 (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00000200 */
  7164. #define FSMC_PMEM4_MEMWAIT4_2 (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00000400 */
  7165. #define FSMC_PMEM4_MEMWAIT4_3 (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00000800 */
  7166. #define FSMC_PMEM4_MEMWAIT4_4 (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00001000 */
  7167. #define FSMC_PMEM4_MEMWAIT4_5 (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00002000 */
  7168. #define FSMC_PMEM4_MEMWAIT4_6 (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00004000 */
  7169. #define FSMC_PMEM4_MEMWAIT4_7 (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos) /*!< 0x00008000 */
  7170. #define FSMC_PMEM4_MEMHOLD4_Pos (16U)
  7171. #define FSMC_PMEM4_MEMHOLD4_Msk (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00FF0000 */
  7172. #define FSMC_PMEM4_MEMHOLD4 FSMC_PMEM4_MEMHOLD4_Msk /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
  7173. #define FSMC_PMEM4_MEMHOLD4_0 (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00010000 */
  7174. #define FSMC_PMEM4_MEMHOLD4_1 (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00020000 */
  7175. #define FSMC_PMEM4_MEMHOLD4_2 (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00040000 */
  7176. #define FSMC_PMEM4_MEMHOLD4_3 (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00080000 */
  7177. #define FSMC_PMEM4_MEMHOLD4_4 (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00100000 */
  7178. #define FSMC_PMEM4_MEMHOLD4_5 (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00200000 */
  7179. #define FSMC_PMEM4_MEMHOLD4_6 (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00400000 */
  7180. #define FSMC_PMEM4_MEMHOLD4_7 (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos) /*!< 0x00800000 */
  7181. #define FSMC_PMEM4_MEMHIZ4_Pos (24U)
  7182. #define FSMC_PMEM4_MEMHIZ4_Msk (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0xFF000000 */
  7183. #define FSMC_PMEM4_MEMHIZ4 FSMC_PMEM4_MEMHIZ4_Msk /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
  7184. #define FSMC_PMEM4_MEMHIZ4_0 (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x01000000 */
  7185. #define FSMC_PMEM4_MEMHIZ4_1 (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x02000000 */
  7186. #define FSMC_PMEM4_MEMHIZ4_2 (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x04000000 */
  7187. #define FSMC_PMEM4_MEMHIZ4_3 (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x08000000 */
  7188. #define FSMC_PMEM4_MEMHIZ4_4 (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x10000000 */
  7189. #define FSMC_PMEM4_MEMHIZ4_5 (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x20000000 */
  7190. #define FSMC_PMEM4_MEMHIZ4_6 (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x40000000 */
  7191. #define FSMC_PMEM4_MEMHIZ4_7 (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos) /*!< 0x80000000 */
  7192. /****************** Bit definition for FSMC_PATT2 register ******************/
  7193. #define FSMC_PATT2_ATTSET2_Pos (0U)
  7194. #define FSMC_PATT2_ATTSET2_Msk (0xFFUL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x000000FF */
  7195. #define FSMC_PATT2_ATTSET2 FSMC_PATT2_ATTSET2_Msk /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
  7196. #define FSMC_PATT2_ATTSET2_0 (0x01UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000001 */
  7197. #define FSMC_PATT2_ATTSET2_1 (0x02UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000002 */
  7198. #define FSMC_PATT2_ATTSET2_2 (0x04UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000004 */
  7199. #define FSMC_PATT2_ATTSET2_3 (0x08UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000008 */
  7200. #define FSMC_PATT2_ATTSET2_4 (0x10UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000010 */
  7201. #define FSMC_PATT2_ATTSET2_5 (0x20UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000020 */
  7202. #define FSMC_PATT2_ATTSET2_6 (0x40UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000040 */
  7203. #define FSMC_PATT2_ATTSET2_7 (0x80UL << FSMC_PATT2_ATTSET2_Pos) /*!< 0x00000080 */
  7204. #define FSMC_PATT2_ATTWAIT2_Pos (8U)
  7205. #define FSMC_PATT2_ATTWAIT2_Msk (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x0000FF00 */
  7206. #define FSMC_PATT2_ATTWAIT2 FSMC_PATT2_ATTWAIT2_Msk /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
  7207. #define FSMC_PATT2_ATTWAIT2_0 (0x01UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000100 */
  7208. #define FSMC_PATT2_ATTWAIT2_1 (0x02UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000200 */
  7209. #define FSMC_PATT2_ATTWAIT2_2 (0x04UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000400 */
  7210. #define FSMC_PATT2_ATTWAIT2_3 (0x08UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000800 */
  7211. #define FSMC_PATT2_ATTWAIT2_4 (0x10UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00001000 */
  7212. #define FSMC_PATT2_ATTWAIT2_5 (0x20UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00002000 */
  7213. #define FSMC_PATT2_ATTWAIT2_6 (0x40UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00004000 */
  7214. #define FSMC_PATT2_ATTWAIT2_7 (0x80UL << FSMC_PATT2_ATTWAIT2_Pos) /*!< 0x00008000 */
  7215. #define FSMC_PATT2_ATTHOLD2_Pos (16U)
  7216. #define FSMC_PATT2_ATTHOLD2_Msk (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00FF0000 */
  7217. #define FSMC_PATT2_ATTHOLD2 FSMC_PATT2_ATTHOLD2_Msk /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
  7218. #define FSMC_PATT2_ATTHOLD2_0 (0x01UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00010000 */
  7219. #define FSMC_PATT2_ATTHOLD2_1 (0x02UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00020000 */
  7220. #define FSMC_PATT2_ATTHOLD2_2 (0x04UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00040000 */
  7221. #define FSMC_PATT2_ATTHOLD2_3 (0x08UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00080000 */
  7222. #define FSMC_PATT2_ATTHOLD2_4 (0x10UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00100000 */
  7223. #define FSMC_PATT2_ATTHOLD2_5 (0x20UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00200000 */
  7224. #define FSMC_PATT2_ATTHOLD2_6 (0x40UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00400000 */
  7225. #define FSMC_PATT2_ATTHOLD2_7 (0x80UL << FSMC_PATT2_ATTHOLD2_Pos) /*!< 0x00800000 */
  7226. #define FSMC_PATT2_ATTHIZ2_Pos (24U)
  7227. #define FSMC_PATT2_ATTHIZ2_Msk (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0xFF000000 */
  7228. #define FSMC_PATT2_ATTHIZ2 FSMC_PATT2_ATTHIZ2_Msk /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
  7229. #define FSMC_PATT2_ATTHIZ2_0 (0x01UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x01000000 */
  7230. #define FSMC_PATT2_ATTHIZ2_1 (0x02UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x02000000 */
  7231. #define FSMC_PATT2_ATTHIZ2_2 (0x04UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x04000000 */
  7232. #define FSMC_PATT2_ATTHIZ2_3 (0x08UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x08000000 */
  7233. #define FSMC_PATT2_ATTHIZ2_4 (0x10UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x10000000 */
  7234. #define FSMC_PATT2_ATTHIZ2_5 (0x20UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x20000000 */
  7235. #define FSMC_PATT2_ATTHIZ2_6 (0x40UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x40000000 */
  7236. #define FSMC_PATT2_ATTHIZ2_7 (0x80UL << FSMC_PATT2_ATTHIZ2_Pos) /*!< 0x80000000 */
  7237. /****************** Bit definition for FSMC_PATT3 register ******************/
  7238. #define FSMC_PATT3_ATTSET3_Pos (0U)
  7239. #define FSMC_PATT3_ATTSET3_Msk (0xFFUL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x000000FF */
  7240. #define FSMC_PATT3_ATTSET3 FSMC_PATT3_ATTSET3_Msk /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
  7241. #define FSMC_PATT3_ATTSET3_0 (0x01UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000001 */
  7242. #define FSMC_PATT3_ATTSET3_1 (0x02UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000002 */
  7243. #define FSMC_PATT3_ATTSET3_2 (0x04UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000004 */
  7244. #define FSMC_PATT3_ATTSET3_3 (0x08UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000008 */
  7245. #define FSMC_PATT3_ATTSET3_4 (0x10UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000010 */
  7246. #define FSMC_PATT3_ATTSET3_5 (0x20UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000020 */
  7247. #define FSMC_PATT3_ATTSET3_6 (0x40UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000040 */
  7248. #define FSMC_PATT3_ATTSET3_7 (0x80UL << FSMC_PATT3_ATTSET3_Pos) /*!< 0x00000080 */
  7249. #define FSMC_PATT3_ATTWAIT3_Pos (8U)
  7250. #define FSMC_PATT3_ATTWAIT3_Msk (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x0000FF00 */
  7251. #define FSMC_PATT3_ATTWAIT3 FSMC_PATT3_ATTWAIT3_Msk /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
  7252. #define FSMC_PATT3_ATTWAIT3_0 (0x01UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000100 */
  7253. #define FSMC_PATT3_ATTWAIT3_1 (0x02UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000200 */
  7254. #define FSMC_PATT3_ATTWAIT3_2 (0x04UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000400 */
  7255. #define FSMC_PATT3_ATTWAIT3_3 (0x08UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000800 */
  7256. #define FSMC_PATT3_ATTWAIT3_4 (0x10UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00001000 */
  7257. #define FSMC_PATT3_ATTWAIT3_5 (0x20UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00002000 */
  7258. #define FSMC_PATT3_ATTWAIT3_6 (0x40UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00004000 */
  7259. #define FSMC_PATT3_ATTWAIT3_7 (0x80UL << FSMC_PATT3_ATTWAIT3_Pos) /*!< 0x00008000 */
  7260. #define FSMC_PATT3_ATTHOLD3_Pos (16U)
  7261. #define FSMC_PATT3_ATTHOLD3_Msk (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00FF0000 */
  7262. #define FSMC_PATT3_ATTHOLD3 FSMC_PATT3_ATTHOLD3_Msk /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
  7263. #define FSMC_PATT3_ATTHOLD3_0 (0x01UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00010000 */
  7264. #define FSMC_PATT3_ATTHOLD3_1 (0x02UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00020000 */
  7265. #define FSMC_PATT3_ATTHOLD3_2 (0x04UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00040000 */
  7266. #define FSMC_PATT3_ATTHOLD3_3 (0x08UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00080000 */
  7267. #define FSMC_PATT3_ATTHOLD3_4 (0x10UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00100000 */
  7268. #define FSMC_PATT3_ATTHOLD3_5 (0x20UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00200000 */
  7269. #define FSMC_PATT3_ATTHOLD3_6 (0x40UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00400000 */
  7270. #define FSMC_PATT3_ATTHOLD3_7 (0x80UL << FSMC_PATT3_ATTHOLD3_Pos) /*!< 0x00800000 */
  7271. #define FSMC_PATT3_ATTHIZ3_Pos (24U)
  7272. #define FSMC_PATT3_ATTHIZ3_Msk (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0xFF000000 */
  7273. #define FSMC_PATT3_ATTHIZ3 FSMC_PATT3_ATTHIZ3_Msk /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
  7274. #define FSMC_PATT3_ATTHIZ3_0 (0x01UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x01000000 */
  7275. #define FSMC_PATT3_ATTHIZ3_1 (0x02UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x02000000 */
  7276. #define FSMC_PATT3_ATTHIZ3_2 (0x04UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x04000000 */
  7277. #define FSMC_PATT3_ATTHIZ3_3 (0x08UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x08000000 */
  7278. #define FSMC_PATT3_ATTHIZ3_4 (0x10UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x10000000 */
  7279. #define FSMC_PATT3_ATTHIZ3_5 (0x20UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x20000000 */
  7280. #define FSMC_PATT3_ATTHIZ3_6 (0x40UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x40000000 */
  7281. #define FSMC_PATT3_ATTHIZ3_7 (0x80UL << FSMC_PATT3_ATTHIZ3_Pos) /*!< 0x80000000 */
  7282. /****************** Bit definition for FSMC_PATT4 register ******************/
  7283. #define FSMC_PATT4_ATTSET4_Pos (0U)
  7284. #define FSMC_PATT4_ATTSET4_Msk (0xFFUL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x000000FF */
  7285. #define FSMC_PATT4_ATTSET4 FSMC_PATT4_ATTSET4_Msk /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
  7286. #define FSMC_PATT4_ATTSET4_0 (0x01UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000001 */
  7287. #define FSMC_PATT4_ATTSET4_1 (0x02UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000002 */
  7288. #define FSMC_PATT4_ATTSET4_2 (0x04UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000004 */
  7289. #define FSMC_PATT4_ATTSET4_3 (0x08UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000008 */
  7290. #define FSMC_PATT4_ATTSET4_4 (0x10UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000010 */
  7291. #define FSMC_PATT4_ATTSET4_5 (0x20UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000020 */
  7292. #define FSMC_PATT4_ATTSET4_6 (0x40UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000040 */
  7293. #define FSMC_PATT4_ATTSET4_7 (0x80UL << FSMC_PATT4_ATTSET4_Pos) /*!< 0x00000080 */
  7294. #define FSMC_PATT4_ATTWAIT4_Pos (8U)
  7295. #define FSMC_PATT4_ATTWAIT4_Msk (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x0000FF00 */
  7296. #define FSMC_PATT4_ATTWAIT4 FSMC_PATT4_ATTWAIT4_Msk /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
  7297. #define FSMC_PATT4_ATTWAIT4_0 (0x01UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00000100 */
  7298. #define FSMC_PATT4_ATTWAIT4_1 (0x02UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00000200 */
  7299. #define FSMC_PATT4_ATTWAIT4_2 (0x04UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00000400 */
  7300. #define FSMC_PATT4_ATTWAIT4_3 (0x08UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00000800 */
  7301. #define FSMC_PATT4_ATTWAIT4_4 (0x10UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00001000 */
  7302. #define FSMC_PATT4_ATTWAIT4_5 (0x20UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00002000 */
  7303. #define FSMC_PATT4_ATTWAIT4_6 (0x40UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00004000 */
  7304. #define FSMC_PATT4_ATTWAIT4_7 (0x80UL << FSMC_PATT4_ATTWAIT4_Pos) /*!< 0x00008000 */
  7305. #define FSMC_PATT4_ATTHOLD4_Pos (16U)
  7306. #define FSMC_PATT4_ATTHOLD4_Msk (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00FF0000 */
  7307. #define FSMC_PATT4_ATTHOLD4 FSMC_PATT4_ATTHOLD4_Msk /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
  7308. #define FSMC_PATT4_ATTHOLD4_0 (0x01UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00010000 */
  7309. #define FSMC_PATT4_ATTHOLD4_1 (0x02UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00020000 */
  7310. #define FSMC_PATT4_ATTHOLD4_2 (0x04UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00040000 */
  7311. #define FSMC_PATT4_ATTHOLD4_3 (0x08UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00080000 */
  7312. #define FSMC_PATT4_ATTHOLD4_4 (0x10UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00100000 */
  7313. #define FSMC_PATT4_ATTHOLD4_5 (0x20UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00200000 */
  7314. #define FSMC_PATT4_ATTHOLD4_6 (0x40UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00400000 */
  7315. #define FSMC_PATT4_ATTHOLD4_7 (0x80UL << FSMC_PATT4_ATTHOLD4_Pos) /*!< 0x00800000 */
  7316. #define FSMC_PATT4_ATTHIZ4_Pos (24U)
  7317. #define FSMC_PATT4_ATTHIZ4_Msk (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0xFF000000 */
  7318. #define FSMC_PATT4_ATTHIZ4 FSMC_PATT4_ATTHIZ4_Msk /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
  7319. #define FSMC_PATT4_ATTHIZ4_0 (0x01UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x01000000 */
  7320. #define FSMC_PATT4_ATTHIZ4_1 (0x02UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x02000000 */
  7321. #define FSMC_PATT4_ATTHIZ4_2 (0x04UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x04000000 */
  7322. #define FSMC_PATT4_ATTHIZ4_3 (0x08UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x08000000 */
  7323. #define FSMC_PATT4_ATTHIZ4_4 (0x10UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x10000000 */
  7324. #define FSMC_PATT4_ATTHIZ4_5 (0x20UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x20000000 */
  7325. #define FSMC_PATT4_ATTHIZ4_6 (0x40UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x40000000 */
  7326. #define FSMC_PATT4_ATTHIZ4_7 (0x80UL << FSMC_PATT4_ATTHIZ4_Pos) /*!< 0x80000000 */
  7327. /****************** Bit definition for FSMC_PIO4 register *******************/
  7328. #define FSMC_PIO4_IOSET4_Pos (0U)
  7329. #define FSMC_PIO4_IOSET4_Msk (0xFFUL << FSMC_PIO4_IOSET4_Pos) /*!< 0x000000FF */
  7330. #define FSMC_PIO4_IOSET4 FSMC_PIO4_IOSET4_Msk /*!<IOSET4[7:0] bits (I/O 4 setup time) */
  7331. #define FSMC_PIO4_IOSET4_0 (0x01UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000001 */
  7332. #define FSMC_PIO4_IOSET4_1 (0x02UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000002 */
  7333. #define FSMC_PIO4_IOSET4_2 (0x04UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000004 */
  7334. #define FSMC_PIO4_IOSET4_3 (0x08UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000008 */
  7335. #define FSMC_PIO4_IOSET4_4 (0x10UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000010 */
  7336. #define FSMC_PIO4_IOSET4_5 (0x20UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000020 */
  7337. #define FSMC_PIO4_IOSET4_6 (0x40UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000040 */
  7338. #define FSMC_PIO4_IOSET4_7 (0x80UL << FSMC_PIO4_IOSET4_Pos) /*!< 0x00000080 */
  7339. #define FSMC_PIO4_IOWAIT4_Pos (8U)
  7340. #define FSMC_PIO4_IOWAIT4_Msk (0xFFUL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x0000FF00 */
  7341. #define FSMC_PIO4_IOWAIT4 FSMC_PIO4_IOWAIT4_Msk /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
  7342. #define FSMC_PIO4_IOWAIT4_0 (0x01UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00000100 */
  7343. #define FSMC_PIO4_IOWAIT4_1 (0x02UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00000200 */
  7344. #define FSMC_PIO4_IOWAIT4_2 (0x04UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00000400 */
  7345. #define FSMC_PIO4_IOWAIT4_3 (0x08UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00000800 */
  7346. #define FSMC_PIO4_IOWAIT4_4 (0x10UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00001000 */
  7347. #define FSMC_PIO4_IOWAIT4_5 (0x20UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00002000 */
  7348. #define FSMC_PIO4_IOWAIT4_6 (0x40UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00004000 */
  7349. #define FSMC_PIO4_IOWAIT4_7 (0x80UL << FSMC_PIO4_IOWAIT4_Pos) /*!< 0x00008000 */
  7350. #define FSMC_PIO4_IOHOLD4_Pos (16U)
  7351. #define FSMC_PIO4_IOHOLD4_Msk (0xFFUL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00FF0000 */
  7352. #define FSMC_PIO4_IOHOLD4 FSMC_PIO4_IOHOLD4_Msk /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
  7353. #define FSMC_PIO4_IOHOLD4_0 (0x01UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00010000 */
  7354. #define FSMC_PIO4_IOHOLD4_1 (0x02UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00020000 */
  7355. #define FSMC_PIO4_IOHOLD4_2 (0x04UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00040000 */
  7356. #define FSMC_PIO4_IOHOLD4_3 (0x08UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00080000 */
  7357. #define FSMC_PIO4_IOHOLD4_4 (0x10UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00100000 */
  7358. #define FSMC_PIO4_IOHOLD4_5 (0x20UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00200000 */
  7359. #define FSMC_PIO4_IOHOLD4_6 (0x40UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00400000 */
  7360. #define FSMC_PIO4_IOHOLD4_7 (0x80UL << FSMC_PIO4_IOHOLD4_Pos) /*!< 0x00800000 */
  7361. #define FSMC_PIO4_IOHIZ4_Pos (24U)
  7362. #define FSMC_PIO4_IOHIZ4_Msk (0xFFUL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0xFF000000 */
  7363. #define FSMC_PIO4_IOHIZ4 FSMC_PIO4_IOHIZ4_Msk /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
  7364. #define FSMC_PIO4_IOHIZ4_0 (0x01UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x01000000 */
  7365. #define FSMC_PIO4_IOHIZ4_1 (0x02UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x02000000 */
  7366. #define FSMC_PIO4_IOHIZ4_2 (0x04UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x04000000 */
  7367. #define FSMC_PIO4_IOHIZ4_3 (0x08UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x08000000 */
  7368. #define FSMC_PIO4_IOHIZ4_4 (0x10UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x10000000 */
  7369. #define FSMC_PIO4_IOHIZ4_5 (0x20UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x20000000 */
  7370. #define FSMC_PIO4_IOHIZ4_6 (0x40UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x40000000 */
  7371. #define FSMC_PIO4_IOHIZ4_7 (0x80UL << FSMC_PIO4_IOHIZ4_Pos) /*!< 0x80000000 */
  7372. /****************** Bit definition for FSMC_ECCR2 register ******************/
  7373. #define FSMC_ECCR2_ECC2_Pos (0U)
  7374. #define FSMC_ECCR2_ECC2_Msk (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos) /*!< 0xFFFFFFFF */
  7375. #define FSMC_ECCR2_ECC2 FSMC_ECCR2_ECC2_Msk /*!<ECC result */
  7376. /****************** Bit definition for FSMC_ECCR3 register ******************/
  7377. #define FSMC_ECCR3_ECC3_Pos (0U)
  7378. #define FSMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos) /*!< 0xFFFFFFFF */
  7379. #define FSMC_ECCR3_ECC3 FSMC_ECCR3_ECC3_Msk /*!<ECC result */
  7380. /******************************************************************************/
  7381. /* */
  7382. /* General Purpose I/O */
  7383. /* */
  7384. /******************************************************************************/
  7385. /****************** Bits definition for GPIO_MODER register *****************/
  7386. #define GPIO_MODER_MODER0_Pos (0U)
  7387. #define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */
  7388. #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
  7389. #define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */
  7390. #define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */
  7391. #define GPIO_MODER_MODER1_Pos (2U)
  7392. #define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */
  7393. #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
  7394. #define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */
  7395. #define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */
  7396. #define GPIO_MODER_MODER2_Pos (4U)
  7397. #define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */
  7398. #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
  7399. #define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */
  7400. #define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */
  7401. #define GPIO_MODER_MODER3_Pos (6U)
  7402. #define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */
  7403. #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
  7404. #define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */
  7405. #define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */
  7406. #define GPIO_MODER_MODER4_Pos (8U)
  7407. #define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */
  7408. #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
  7409. #define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */
  7410. #define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */
  7411. #define GPIO_MODER_MODER5_Pos (10U)
  7412. #define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */
  7413. #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
  7414. #define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */
  7415. #define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */
  7416. #define GPIO_MODER_MODER6_Pos (12U)
  7417. #define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */
  7418. #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
  7419. #define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */
  7420. #define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */
  7421. #define GPIO_MODER_MODER7_Pos (14U)
  7422. #define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */
  7423. #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
  7424. #define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */
  7425. #define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */
  7426. #define GPIO_MODER_MODER8_Pos (16U)
  7427. #define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */
  7428. #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
  7429. #define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
  7430. #define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */
  7431. #define GPIO_MODER_MODER9_Pos (18U)
  7432. #define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */
  7433. #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
  7434. #define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */
  7435. #define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */
  7436. #define GPIO_MODER_MODER10_Pos (20U)
  7437. #define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */
  7438. #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
  7439. #define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */
  7440. #define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */
  7441. #define GPIO_MODER_MODER11_Pos (22U)
  7442. #define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */
  7443. #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
  7444. #define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */
  7445. #define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */
  7446. #define GPIO_MODER_MODER12_Pos (24U)
  7447. #define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */
  7448. #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
  7449. #define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */
  7450. #define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */
  7451. #define GPIO_MODER_MODER13_Pos (26U)
  7452. #define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */
  7453. #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
  7454. #define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */
  7455. #define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */
  7456. #define GPIO_MODER_MODER14_Pos (28U)
  7457. #define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */
  7458. #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
  7459. #define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */
  7460. #define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */
  7461. #define GPIO_MODER_MODER15_Pos (30U)
  7462. #define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */
  7463. #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
  7464. #define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */
  7465. #define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */
  7466. /* Legacy defines */
  7467. #define GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos
  7468. #define GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk
  7469. #define GPIO_MODER_MODE0 GPIO_MODER_MODER0
  7470. #define GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0
  7471. #define GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1
  7472. #define GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos
  7473. #define GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk
  7474. #define GPIO_MODER_MODE1 GPIO_MODER_MODER1
  7475. #define GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0
  7476. #define GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1
  7477. #define GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_PoS
  7478. #define GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk
  7479. #define GPIO_MODER_MODE2 GPIO_MODER_MODER2
  7480. #define GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0
  7481. #define GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1
  7482. #define GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos
  7483. #define GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk
  7484. #define GPIO_MODER_MODE3 GPIO_MODER_MODER3
  7485. #define GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0
  7486. #define GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1
  7487. #define GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos
  7488. #define GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk
  7489. #define GPIO_MODER_MODE4 GPIO_MODER_MODER4
  7490. #define GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0
  7491. #define GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1
  7492. #define GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos
  7493. #define GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk
  7494. #define GPIO_MODER_MODE5 GPIO_MODER_MODER5
  7495. #define GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0
  7496. #define GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1
  7497. #define GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos
  7498. #define GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk
  7499. #define GPIO_MODER_MODE6 GPIO_MODER_MODER6
  7500. #define GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0
  7501. #define GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1
  7502. #define GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos
  7503. #define GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk
  7504. #define GPIO_MODER_MODE7 GPIO_MODER_MODER7
  7505. #define GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0
  7506. #define GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1
  7507. #define GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos
  7508. #define GPIO_MODER_MODE8_Msk GPIO_MODER_MODER2_Msk
  7509. #define GPIO_MODER_MODE8 GPIO_MODER_MODER8
  7510. #define GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0
  7511. #define GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1
  7512. #define GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos
  7513. #define GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk
  7514. #define GPIO_MODER_MODE9 GPIO_MODER_MODER9
  7515. #define GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0
  7516. #define GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1
  7517. #define GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos
  7518. #define GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk
  7519. #define GPIO_MODER_MODE10 GPIO_MODER_MODER10
  7520. #define GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0
  7521. #define GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1
  7522. #define GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos
  7523. #define GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk
  7524. #define GPIO_MODER_MODE11 GPIO_MODER_MODER11
  7525. #define GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0
  7526. #define GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1
  7527. #define GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos
  7528. #define GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk
  7529. #define GPIO_MODER_MODE12 GPIO_MODER_MODER12
  7530. #define GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0
  7531. #define GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1
  7532. #define GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos
  7533. #define GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk
  7534. #define GPIO_MODER_MODE13 GPIO_MODER_MODER13
  7535. #define GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0
  7536. #define GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1
  7537. #define GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos
  7538. #define GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk
  7539. #define GPIO_MODER_MODE14 GPIO_MODER_MODER14
  7540. #define GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0
  7541. #define GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1
  7542. #define GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos
  7543. #define GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk
  7544. #define GPIO_MODER_MODE15 GPIO_MODER_MODER15
  7545. #define GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0
  7546. #define GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1
  7547. /****************** Bits definition for GPIO_OTYPER register ****************/
  7548. #define GPIO_OTYPER_OT0_Pos (0U)
  7549. #define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */
  7550. #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
  7551. #define GPIO_OTYPER_OT1_Pos (1U)
  7552. #define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */
  7553. #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
  7554. #define GPIO_OTYPER_OT2_Pos (2U)
  7555. #define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */
  7556. #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
  7557. #define GPIO_OTYPER_OT3_Pos (3U)
  7558. #define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */
  7559. #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
  7560. #define GPIO_OTYPER_OT4_Pos (4U)
  7561. #define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */
  7562. #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
  7563. #define GPIO_OTYPER_OT5_Pos (5U)
  7564. #define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */
  7565. #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
  7566. #define GPIO_OTYPER_OT6_Pos (6U)
  7567. #define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */
  7568. #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
  7569. #define GPIO_OTYPER_OT7_Pos (7U)
  7570. #define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */
  7571. #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
  7572. #define GPIO_OTYPER_OT8_Pos (8U)
  7573. #define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */
  7574. #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
  7575. #define GPIO_OTYPER_OT9_Pos (9U)
  7576. #define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */
  7577. #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
  7578. #define GPIO_OTYPER_OT10_Pos (10U)
  7579. #define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */
  7580. #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
  7581. #define GPIO_OTYPER_OT11_Pos (11U)
  7582. #define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */
  7583. #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
  7584. #define GPIO_OTYPER_OT12_Pos (12U)
  7585. #define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */
  7586. #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
  7587. #define GPIO_OTYPER_OT13_Pos (13U)
  7588. #define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */
  7589. #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
  7590. #define GPIO_OTYPER_OT14_Pos (14U)
  7591. #define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */
  7592. #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
  7593. #define GPIO_OTYPER_OT15_Pos (15U)
  7594. #define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */
  7595. #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
  7596. /* Legacy defines */
  7597. #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
  7598. #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
  7599. #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
  7600. #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
  7601. #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
  7602. #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
  7603. #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
  7604. #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
  7605. #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
  7606. #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
  7607. #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
  7608. #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
  7609. #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
  7610. #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
  7611. #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
  7612. #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
  7613. /****************** Bits definition for GPIO_OSPEEDR register ***************/
  7614. #define GPIO_OSPEEDR_OSPEED0_Pos (0U)
  7615. #define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */
  7616. #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
  7617. #define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */
  7618. #define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */
  7619. #define GPIO_OSPEEDR_OSPEED1_Pos (2U)
  7620. #define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */
  7621. #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
  7622. #define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */
  7623. #define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */
  7624. #define GPIO_OSPEEDR_OSPEED2_Pos (4U)
  7625. #define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */
  7626. #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
  7627. #define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */
  7628. #define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */
  7629. #define GPIO_OSPEEDR_OSPEED3_Pos (6U)
  7630. #define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */
  7631. #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
  7632. #define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */
  7633. #define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */
  7634. #define GPIO_OSPEEDR_OSPEED4_Pos (8U)
  7635. #define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */
  7636. #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
  7637. #define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */
  7638. #define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */
  7639. #define GPIO_OSPEEDR_OSPEED5_Pos (10U)
  7640. #define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */
  7641. #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
  7642. #define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */
  7643. #define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */
  7644. #define GPIO_OSPEEDR_OSPEED6_Pos (12U)
  7645. #define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */
  7646. #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
  7647. #define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */
  7648. #define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */
  7649. #define GPIO_OSPEEDR_OSPEED7_Pos (14U)
  7650. #define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */
  7651. #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
  7652. #define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */
  7653. #define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */
  7654. #define GPIO_OSPEEDR_OSPEED8_Pos (16U)
  7655. #define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */
  7656. #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
  7657. #define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */
  7658. #define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */
  7659. #define GPIO_OSPEEDR_OSPEED9_Pos (18U)
  7660. #define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */
  7661. #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
  7662. #define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */
  7663. #define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */
  7664. #define GPIO_OSPEEDR_OSPEED10_Pos (20U)
  7665. #define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */
  7666. #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
  7667. #define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */
  7668. #define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */
  7669. #define GPIO_OSPEEDR_OSPEED11_Pos (22U)
  7670. #define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */
  7671. #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
  7672. #define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */
  7673. #define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */
  7674. #define GPIO_OSPEEDR_OSPEED12_Pos (24U)
  7675. #define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */
  7676. #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
  7677. #define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */
  7678. #define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */
  7679. #define GPIO_OSPEEDR_OSPEED13_Pos (26U)
  7680. #define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */
  7681. #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
  7682. #define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */
  7683. #define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */
  7684. #define GPIO_OSPEEDR_OSPEED14_Pos (28U)
  7685. #define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */
  7686. #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
  7687. #define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */
  7688. #define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */
  7689. #define GPIO_OSPEEDR_OSPEED15_Pos (30U)
  7690. #define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */
  7691. #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
  7692. #define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */
  7693. #define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */
  7694. /* Legacy defines */
  7695. #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
  7696. #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
  7697. #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
  7698. #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
  7699. #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
  7700. #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
  7701. #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
  7702. #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
  7703. #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
  7704. #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
  7705. #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
  7706. #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
  7707. #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
  7708. #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
  7709. #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
  7710. #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
  7711. #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
  7712. #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
  7713. #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
  7714. #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
  7715. #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
  7716. #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
  7717. #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
  7718. #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
  7719. #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
  7720. #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
  7721. #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
  7722. #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
  7723. #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
  7724. #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
  7725. #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
  7726. #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
  7727. #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
  7728. #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
  7729. #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
  7730. #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
  7731. #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
  7732. #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
  7733. #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
  7734. #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
  7735. #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
  7736. #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
  7737. #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
  7738. #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
  7739. #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
  7740. #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
  7741. #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
  7742. #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
  7743. /****************** Bits definition for GPIO_PUPDR register *****************/
  7744. #define GPIO_PUPDR_PUPD0_Pos (0U)
  7745. #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
  7746. #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
  7747. #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
  7748. #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
  7749. #define GPIO_PUPDR_PUPD1_Pos (2U)
  7750. #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
  7751. #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
  7752. #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
  7753. #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
  7754. #define GPIO_PUPDR_PUPD2_Pos (4U)
  7755. #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
  7756. #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
  7757. #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
  7758. #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
  7759. #define GPIO_PUPDR_PUPD3_Pos (6U)
  7760. #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
  7761. #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
  7762. #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
  7763. #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
  7764. #define GPIO_PUPDR_PUPD4_Pos (8U)
  7765. #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
  7766. #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
  7767. #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
  7768. #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
  7769. #define GPIO_PUPDR_PUPD5_Pos (10U)
  7770. #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
  7771. #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
  7772. #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
  7773. #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
  7774. #define GPIO_PUPDR_PUPD6_Pos (12U)
  7775. #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
  7776. #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
  7777. #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
  7778. #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
  7779. #define GPIO_PUPDR_PUPD7_Pos (14U)
  7780. #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
  7781. #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
  7782. #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
  7783. #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
  7784. #define GPIO_PUPDR_PUPD8_Pos (16U)
  7785. #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
  7786. #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
  7787. #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
  7788. #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
  7789. #define GPIO_PUPDR_PUPD9_Pos (18U)
  7790. #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
  7791. #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
  7792. #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
  7793. #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
  7794. #define GPIO_PUPDR_PUPD10_Pos (20U)
  7795. #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
  7796. #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
  7797. #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
  7798. #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
  7799. #define GPIO_PUPDR_PUPD11_Pos (22U)
  7800. #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
  7801. #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
  7802. #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
  7803. #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
  7804. #define GPIO_PUPDR_PUPD12_Pos (24U)
  7805. #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
  7806. #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
  7807. #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
  7808. #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
  7809. #define GPIO_PUPDR_PUPD13_Pos (26U)
  7810. #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
  7811. #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
  7812. #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
  7813. #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
  7814. #define GPIO_PUPDR_PUPD14_Pos (28U)
  7815. #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
  7816. #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
  7817. #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
  7818. #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
  7819. #define GPIO_PUPDR_PUPD15_Pos (30U)
  7820. #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
  7821. #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
  7822. #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
  7823. #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
  7824. /* Legacy defines */
  7825. #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
  7826. #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
  7827. #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
  7828. #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
  7829. #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
  7830. #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
  7831. #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
  7832. #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
  7833. #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
  7834. #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
  7835. #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
  7836. #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
  7837. #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
  7838. #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
  7839. #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
  7840. #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
  7841. #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
  7842. #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
  7843. #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
  7844. #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
  7845. #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
  7846. #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
  7847. #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
  7848. #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
  7849. #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
  7850. #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
  7851. #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
  7852. #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
  7853. #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
  7854. #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
  7855. #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
  7856. #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
  7857. #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
  7858. #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
  7859. #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
  7860. #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
  7861. #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
  7862. #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
  7863. #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
  7864. #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
  7865. #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
  7866. #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
  7867. #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
  7868. #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
  7869. #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
  7870. #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
  7871. #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
  7872. #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
  7873. /****************** Bits definition for GPIO_IDR register *******************/
  7874. #define GPIO_IDR_ID0_Pos (0U)
  7875. #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
  7876. #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
  7877. #define GPIO_IDR_ID1_Pos (1U)
  7878. #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
  7879. #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
  7880. #define GPIO_IDR_ID2_Pos (2U)
  7881. #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
  7882. #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
  7883. #define GPIO_IDR_ID3_Pos (3U)
  7884. #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
  7885. #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
  7886. #define GPIO_IDR_ID4_Pos (4U)
  7887. #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
  7888. #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
  7889. #define GPIO_IDR_ID5_Pos (5U)
  7890. #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
  7891. #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
  7892. #define GPIO_IDR_ID6_Pos (6U)
  7893. #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
  7894. #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
  7895. #define GPIO_IDR_ID7_Pos (7U)
  7896. #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
  7897. #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
  7898. #define GPIO_IDR_ID8_Pos (8U)
  7899. #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
  7900. #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
  7901. #define GPIO_IDR_ID9_Pos (9U)
  7902. #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
  7903. #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
  7904. #define GPIO_IDR_ID10_Pos (10U)
  7905. #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
  7906. #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
  7907. #define GPIO_IDR_ID11_Pos (11U)
  7908. #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
  7909. #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
  7910. #define GPIO_IDR_ID12_Pos (12U)
  7911. #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
  7912. #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
  7913. #define GPIO_IDR_ID13_Pos (13U)
  7914. #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
  7915. #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
  7916. #define GPIO_IDR_ID14_Pos (14U)
  7917. #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
  7918. #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
  7919. #define GPIO_IDR_ID15_Pos (15U)
  7920. #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
  7921. #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
  7922. /* Legacy defines */
  7923. #define GPIO_IDR_IDR_0 GPIO_IDR_ID0
  7924. #define GPIO_IDR_IDR_1 GPIO_IDR_ID1
  7925. #define GPIO_IDR_IDR_2 GPIO_IDR_ID2
  7926. #define GPIO_IDR_IDR_3 GPIO_IDR_ID3
  7927. #define GPIO_IDR_IDR_4 GPIO_IDR_ID4
  7928. #define GPIO_IDR_IDR_5 GPIO_IDR_ID5
  7929. #define GPIO_IDR_IDR_6 GPIO_IDR_ID6
  7930. #define GPIO_IDR_IDR_7 GPIO_IDR_ID7
  7931. #define GPIO_IDR_IDR_8 GPIO_IDR_ID8
  7932. #define GPIO_IDR_IDR_9 GPIO_IDR_ID9
  7933. #define GPIO_IDR_IDR_10 GPIO_IDR_ID10
  7934. #define GPIO_IDR_IDR_11 GPIO_IDR_ID11
  7935. #define GPIO_IDR_IDR_12 GPIO_IDR_ID12
  7936. #define GPIO_IDR_IDR_13 GPIO_IDR_ID13
  7937. #define GPIO_IDR_IDR_14 GPIO_IDR_ID14
  7938. #define GPIO_IDR_IDR_15 GPIO_IDR_ID15
  7939. /****************** Bits definition for GPIO_ODR register *******************/
  7940. #define GPIO_ODR_OD0_Pos (0U)
  7941. #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
  7942. #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
  7943. #define GPIO_ODR_OD1_Pos (1U)
  7944. #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
  7945. #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
  7946. #define GPIO_ODR_OD2_Pos (2U)
  7947. #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
  7948. #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
  7949. #define GPIO_ODR_OD3_Pos (3U)
  7950. #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
  7951. #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
  7952. #define GPIO_ODR_OD4_Pos (4U)
  7953. #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
  7954. #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
  7955. #define GPIO_ODR_OD5_Pos (5U)
  7956. #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
  7957. #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
  7958. #define GPIO_ODR_OD6_Pos (6U)
  7959. #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
  7960. #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
  7961. #define GPIO_ODR_OD7_Pos (7U)
  7962. #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
  7963. #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
  7964. #define GPIO_ODR_OD8_Pos (8U)
  7965. #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
  7966. #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
  7967. #define GPIO_ODR_OD9_Pos (9U)
  7968. #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
  7969. #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
  7970. #define GPIO_ODR_OD10_Pos (10U)
  7971. #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
  7972. #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
  7973. #define GPIO_ODR_OD11_Pos (11U)
  7974. #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
  7975. #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
  7976. #define GPIO_ODR_OD12_Pos (12U)
  7977. #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
  7978. #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
  7979. #define GPIO_ODR_OD13_Pos (13U)
  7980. #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
  7981. #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
  7982. #define GPIO_ODR_OD14_Pos (14U)
  7983. #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
  7984. #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
  7985. #define GPIO_ODR_OD15_Pos (15U)
  7986. #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
  7987. #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
  7988. /* Legacy defines */
  7989. #define GPIO_ODR_ODR_0 GPIO_ODR_OD0
  7990. #define GPIO_ODR_ODR_1 GPIO_ODR_OD1
  7991. #define GPIO_ODR_ODR_2 GPIO_ODR_OD2
  7992. #define GPIO_ODR_ODR_3 GPIO_ODR_OD3
  7993. #define GPIO_ODR_ODR_4 GPIO_ODR_OD4
  7994. #define GPIO_ODR_ODR_5 GPIO_ODR_OD5
  7995. #define GPIO_ODR_ODR_6 GPIO_ODR_OD6
  7996. #define GPIO_ODR_ODR_7 GPIO_ODR_OD7
  7997. #define GPIO_ODR_ODR_8 GPIO_ODR_OD8
  7998. #define GPIO_ODR_ODR_9 GPIO_ODR_OD9
  7999. #define GPIO_ODR_ODR_10 GPIO_ODR_OD10
  8000. #define GPIO_ODR_ODR_11 GPIO_ODR_OD11
  8001. #define GPIO_ODR_ODR_12 GPIO_ODR_OD12
  8002. #define GPIO_ODR_ODR_13 GPIO_ODR_OD13
  8003. #define GPIO_ODR_ODR_14 GPIO_ODR_OD14
  8004. #define GPIO_ODR_ODR_15 GPIO_ODR_OD15
  8005. /****************** Bits definition for GPIO_BSRR register ******************/
  8006. #define GPIO_BSRR_BS0_Pos (0U)
  8007. #define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
  8008. #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
  8009. #define GPIO_BSRR_BS1_Pos (1U)
  8010. #define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
  8011. #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
  8012. #define GPIO_BSRR_BS2_Pos (2U)
  8013. #define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
  8014. #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
  8015. #define GPIO_BSRR_BS3_Pos (3U)
  8016. #define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
  8017. #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
  8018. #define GPIO_BSRR_BS4_Pos (4U)
  8019. #define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
  8020. #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
  8021. #define GPIO_BSRR_BS5_Pos (5U)
  8022. #define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
  8023. #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
  8024. #define GPIO_BSRR_BS6_Pos (6U)
  8025. #define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
  8026. #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
  8027. #define GPIO_BSRR_BS7_Pos (7U)
  8028. #define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
  8029. #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
  8030. #define GPIO_BSRR_BS8_Pos (8U)
  8031. #define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
  8032. #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
  8033. #define GPIO_BSRR_BS9_Pos (9U)
  8034. #define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
  8035. #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
  8036. #define GPIO_BSRR_BS10_Pos (10U)
  8037. #define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
  8038. #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
  8039. #define GPIO_BSRR_BS11_Pos (11U)
  8040. #define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
  8041. #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
  8042. #define GPIO_BSRR_BS12_Pos (12U)
  8043. #define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
  8044. #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
  8045. #define GPIO_BSRR_BS13_Pos (13U)
  8046. #define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
  8047. #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
  8048. #define GPIO_BSRR_BS14_Pos (14U)
  8049. #define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
  8050. #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
  8051. #define GPIO_BSRR_BS15_Pos (15U)
  8052. #define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
  8053. #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
  8054. #define GPIO_BSRR_BR0_Pos (16U)
  8055. #define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
  8056. #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
  8057. #define GPIO_BSRR_BR1_Pos (17U)
  8058. #define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
  8059. #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
  8060. #define GPIO_BSRR_BR2_Pos (18U)
  8061. #define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
  8062. #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
  8063. #define GPIO_BSRR_BR3_Pos (19U)
  8064. #define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
  8065. #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
  8066. #define GPIO_BSRR_BR4_Pos (20U)
  8067. #define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
  8068. #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
  8069. #define GPIO_BSRR_BR5_Pos (21U)
  8070. #define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
  8071. #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
  8072. #define GPIO_BSRR_BR6_Pos (22U)
  8073. #define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
  8074. #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
  8075. #define GPIO_BSRR_BR7_Pos (23U)
  8076. #define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
  8077. #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
  8078. #define GPIO_BSRR_BR8_Pos (24U)
  8079. #define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
  8080. #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
  8081. #define GPIO_BSRR_BR9_Pos (25U)
  8082. #define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
  8083. #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
  8084. #define GPIO_BSRR_BR10_Pos (26U)
  8085. #define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
  8086. #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
  8087. #define GPIO_BSRR_BR11_Pos (27U)
  8088. #define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
  8089. #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
  8090. #define GPIO_BSRR_BR12_Pos (28U)
  8091. #define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
  8092. #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
  8093. #define GPIO_BSRR_BR13_Pos (29U)
  8094. #define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
  8095. #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
  8096. #define GPIO_BSRR_BR14_Pos (30U)
  8097. #define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
  8098. #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
  8099. #define GPIO_BSRR_BR15_Pos (31U)
  8100. #define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
  8101. #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
  8102. /* Legacy defines */
  8103. #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
  8104. #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
  8105. #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
  8106. #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
  8107. #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
  8108. #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
  8109. #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
  8110. #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
  8111. #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
  8112. #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
  8113. #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
  8114. #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
  8115. #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
  8116. #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
  8117. #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
  8118. #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
  8119. #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
  8120. #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
  8121. #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
  8122. #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
  8123. #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
  8124. #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
  8125. #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
  8126. #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
  8127. #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
  8128. #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
  8129. #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
  8130. #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
  8131. #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
  8132. #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
  8133. #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
  8134. #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
  8135. #define GPIO_BRR_BR0 GPIO_BSRR_BR0
  8136. #define GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos
  8137. #define GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk
  8138. #define GPIO_BRR_BR1 GPIO_BSRR_BR1
  8139. #define GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos
  8140. #define GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk
  8141. #define GPIO_BRR_BR2 GPIO_BSRR_BR2
  8142. #define GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos
  8143. #define GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk
  8144. #define GPIO_BRR_BR3 GPIO_BSRR_BR3
  8145. #define GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos
  8146. #define GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk
  8147. #define GPIO_BRR_BR4 GPIO_BSRR_BR4
  8148. #define GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos
  8149. #define GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk
  8150. #define GPIO_BRR_BR5 GPIO_BSRR_BR5
  8151. #define GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos
  8152. #define GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk
  8153. #define GPIO_BRR_BR6 GPIO_BSRR_BR6
  8154. #define GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos
  8155. #define GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk
  8156. #define GPIO_BRR_BR7 GPIO_BSRR_BR7
  8157. #define GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos
  8158. #define GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk
  8159. #define GPIO_BRR_BR8 GPIO_BSRR_BR8
  8160. #define GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos
  8161. #define GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk
  8162. #define GPIO_BRR_BR9 GPIO_BSRR_BR9
  8163. #define GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos
  8164. #define GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk
  8165. #define GPIO_BRR_BR10 GPIO_BSRR_BR10
  8166. #define GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos
  8167. #define GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk
  8168. #define GPIO_BRR_BR11 GPIO_BSRR_BR11
  8169. #define GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos
  8170. #define GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk
  8171. #define GPIO_BRR_BR12 GPIO_BSRR_BR12
  8172. #define GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos
  8173. #define GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk
  8174. #define GPIO_BRR_BR13 GPIO_BSRR_BR13
  8175. #define GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos
  8176. #define GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk
  8177. #define GPIO_BRR_BR14 GPIO_BSRR_BR14
  8178. #define GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos
  8179. #define GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk
  8180. #define GPIO_BRR_BR15 GPIO_BSRR_BR15
  8181. #define GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos
  8182. #define GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk
  8183. /****************** Bit definition for GPIO_LCKR register *********************/
  8184. #define GPIO_LCKR_LCK0_Pos (0U)
  8185. #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
  8186. #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
  8187. #define GPIO_LCKR_LCK1_Pos (1U)
  8188. #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
  8189. #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
  8190. #define GPIO_LCKR_LCK2_Pos (2U)
  8191. #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
  8192. #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
  8193. #define GPIO_LCKR_LCK3_Pos (3U)
  8194. #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
  8195. #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
  8196. #define GPIO_LCKR_LCK4_Pos (4U)
  8197. #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
  8198. #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
  8199. #define GPIO_LCKR_LCK5_Pos (5U)
  8200. #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
  8201. #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
  8202. #define GPIO_LCKR_LCK6_Pos (6U)
  8203. #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
  8204. #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
  8205. #define GPIO_LCKR_LCK7_Pos (7U)
  8206. #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
  8207. #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
  8208. #define GPIO_LCKR_LCK8_Pos (8U)
  8209. #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
  8210. #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
  8211. #define GPIO_LCKR_LCK9_Pos (9U)
  8212. #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
  8213. #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
  8214. #define GPIO_LCKR_LCK10_Pos (10U)
  8215. #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
  8216. #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
  8217. #define GPIO_LCKR_LCK11_Pos (11U)
  8218. #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
  8219. #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
  8220. #define GPIO_LCKR_LCK12_Pos (12U)
  8221. #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
  8222. #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
  8223. #define GPIO_LCKR_LCK13_Pos (13U)
  8224. #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
  8225. #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
  8226. #define GPIO_LCKR_LCK14_Pos (14U)
  8227. #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
  8228. #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
  8229. #define GPIO_LCKR_LCK15_Pos (15U)
  8230. #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
  8231. #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
  8232. #define GPIO_LCKR_LCKK_Pos (16U)
  8233. #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
  8234. #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
  8235. /****************** Bit definition for GPIO_AFRL register *********************/
  8236. #define GPIO_AFRL_AFSEL0_Pos (0U)
  8237. #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
  8238. #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
  8239. #define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
  8240. #define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
  8241. #define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
  8242. #define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
  8243. #define GPIO_AFRL_AFSEL1_Pos (4U)
  8244. #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
  8245. #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
  8246. #define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
  8247. #define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
  8248. #define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
  8249. #define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
  8250. #define GPIO_AFRL_AFSEL2_Pos (8U)
  8251. #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
  8252. #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
  8253. #define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
  8254. #define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
  8255. #define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
  8256. #define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
  8257. #define GPIO_AFRL_AFSEL3_Pos (12U)
  8258. #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
  8259. #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
  8260. #define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
  8261. #define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
  8262. #define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
  8263. #define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
  8264. #define GPIO_AFRL_AFSEL4_Pos (16U)
  8265. #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
  8266. #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
  8267. #define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
  8268. #define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
  8269. #define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
  8270. #define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
  8271. #define GPIO_AFRL_AFSEL5_Pos (20U)
  8272. #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
  8273. #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
  8274. #define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
  8275. #define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
  8276. #define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
  8277. #define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
  8278. #define GPIO_AFRL_AFSEL6_Pos (24U)
  8279. #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
  8280. #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
  8281. #define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
  8282. #define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
  8283. #define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
  8284. #define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
  8285. #define GPIO_AFRL_AFSEL7_Pos (28U)
  8286. #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
  8287. #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
  8288. #define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
  8289. #define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
  8290. #define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
  8291. #define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
  8292. /* Legacy defines */
  8293. #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
  8294. #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
  8295. #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
  8296. #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
  8297. #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
  8298. #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
  8299. #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
  8300. #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
  8301. #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
  8302. #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
  8303. #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
  8304. #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
  8305. #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
  8306. #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
  8307. #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
  8308. #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
  8309. #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
  8310. #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
  8311. #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
  8312. #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
  8313. #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
  8314. #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
  8315. #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
  8316. #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
  8317. #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
  8318. #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
  8319. #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
  8320. #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
  8321. #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
  8322. #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
  8323. #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
  8324. #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
  8325. #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
  8326. #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
  8327. #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
  8328. #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
  8329. #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
  8330. #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
  8331. #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
  8332. #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
  8333. /****************** Bit definition for GPIO_AFRH register *********************/
  8334. #define GPIO_AFRH_AFSEL8_Pos (0U)
  8335. #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
  8336. #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
  8337. #define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
  8338. #define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
  8339. #define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
  8340. #define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
  8341. #define GPIO_AFRH_AFSEL9_Pos (4U)
  8342. #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
  8343. #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
  8344. #define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
  8345. #define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
  8346. #define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
  8347. #define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
  8348. #define GPIO_AFRH_AFSEL10_Pos (8U)
  8349. #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
  8350. #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
  8351. #define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
  8352. #define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
  8353. #define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
  8354. #define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
  8355. #define GPIO_AFRH_AFSEL11_Pos (12U)
  8356. #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
  8357. #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
  8358. #define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
  8359. #define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
  8360. #define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
  8361. #define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
  8362. #define GPIO_AFRH_AFSEL12_Pos (16U)
  8363. #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
  8364. #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
  8365. #define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
  8366. #define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
  8367. #define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
  8368. #define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
  8369. #define GPIO_AFRH_AFSEL13_Pos (20U)
  8370. #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
  8371. #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
  8372. #define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
  8373. #define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
  8374. #define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
  8375. #define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
  8376. #define GPIO_AFRH_AFSEL14_Pos (24U)
  8377. #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
  8378. #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
  8379. #define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
  8380. #define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
  8381. #define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
  8382. #define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
  8383. #define GPIO_AFRH_AFSEL15_Pos (28U)
  8384. #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
  8385. #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
  8386. #define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
  8387. #define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
  8388. #define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
  8389. #define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
  8390. /* Legacy defines */
  8391. #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
  8392. #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
  8393. #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
  8394. #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
  8395. #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
  8396. #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
  8397. #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
  8398. #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
  8399. #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
  8400. #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
  8401. #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
  8402. #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
  8403. #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
  8404. #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
  8405. #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
  8406. #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
  8407. #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
  8408. #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
  8409. #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
  8410. #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
  8411. #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
  8412. #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
  8413. #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
  8414. #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
  8415. #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
  8416. #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
  8417. #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
  8418. #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
  8419. #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
  8420. #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
  8421. #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
  8422. #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
  8423. #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
  8424. #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
  8425. #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
  8426. #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
  8427. #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
  8428. #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
  8429. #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
  8430. #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
  8431. /******************************************************************************/
  8432. /* */
  8433. /* Inter-integrated Circuit Interface */
  8434. /* */
  8435. /******************************************************************************/
  8436. /******************* Bit definition for I2C_CR1 register ********************/
  8437. #define I2C_CR1_PE_Pos (0U)
  8438. #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */
  8439. #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */
  8440. #define I2C_CR1_SMBUS_Pos (1U)
  8441. #define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
  8442. #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */
  8443. #define I2C_CR1_SMBTYPE_Pos (3U)
  8444. #define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
  8445. #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */
  8446. #define I2C_CR1_ENARP_Pos (4U)
  8447. #define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
  8448. #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */
  8449. #define I2C_CR1_ENPEC_Pos (5U)
  8450. #define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
  8451. #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */
  8452. #define I2C_CR1_ENGC_Pos (6U)
  8453. #define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
  8454. #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */
  8455. #define I2C_CR1_NOSTRETCH_Pos (7U)
  8456. #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
  8457. #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */
  8458. #define I2C_CR1_START_Pos (8U)
  8459. #define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) /*!< 0x00000100 */
  8460. #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */
  8461. #define I2C_CR1_STOP_Pos (9U)
  8462. #define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
  8463. #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */
  8464. #define I2C_CR1_ACK_Pos (10U)
  8465. #define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
  8466. #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */
  8467. #define I2C_CR1_POS_Pos (11U)
  8468. #define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) /*!< 0x00000800 */
  8469. #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */
  8470. #define I2C_CR1_PEC_Pos (12U)
  8471. #define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
  8472. #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */
  8473. #define I2C_CR1_ALERT_Pos (13U)
  8474. #define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
  8475. #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */
  8476. #define I2C_CR1_SWRST_Pos (15U)
  8477. #define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
  8478. #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */
  8479. /******************* Bit definition for I2C_CR2 register ********************/
  8480. #define I2C_CR2_FREQ_Pos (0U)
  8481. #define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
  8482. #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
  8483. #define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
  8484. #define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
  8485. #define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
  8486. #define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
  8487. #define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
  8488. #define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
  8489. #define I2C_CR2_ITERREN_Pos (8U)
  8490. #define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
  8491. #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */
  8492. #define I2C_CR2_ITEVTEN_Pos (9U)
  8493. #define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
  8494. #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */
  8495. #define I2C_CR2_ITBUFEN_Pos (10U)
  8496. #define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
  8497. #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */
  8498. #define I2C_CR2_DMAEN_Pos (11U)
  8499. #define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
  8500. #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */
  8501. #define I2C_CR2_LAST_Pos (12U)
  8502. #define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
  8503. #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */
  8504. /******************* Bit definition for I2C_OAR1 register *******************/
  8505. #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */
  8506. #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */
  8507. #define I2C_OAR1_ADD0_Pos (0U)
  8508. #define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
  8509. #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */
  8510. #define I2C_OAR1_ADD1_Pos (1U)
  8511. #define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
  8512. #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */
  8513. #define I2C_OAR1_ADD2_Pos (2U)
  8514. #define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
  8515. #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */
  8516. #define I2C_OAR1_ADD3_Pos (3U)
  8517. #define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
  8518. #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */
  8519. #define I2C_OAR1_ADD4_Pos (4U)
  8520. #define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
  8521. #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */
  8522. #define I2C_OAR1_ADD5_Pos (5U)
  8523. #define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
  8524. #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */
  8525. #define I2C_OAR1_ADD6_Pos (6U)
  8526. #define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
  8527. #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */
  8528. #define I2C_OAR1_ADD7_Pos (7U)
  8529. #define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
  8530. #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */
  8531. #define I2C_OAR1_ADD8_Pos (8U)
  8532. #define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
  8533. #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */
  8534. #define I2C_OAR1_ADD9_Pos (9U)
  8535. #define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
  8536. #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */
  8537. #define I2C_OAR1_ADDMODE_Pos (15U)
  8538. #define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
  8539. #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */
  8540. /******************* Bit definition for I2C_OAR2 register *******************/
  8541. #define I2C_OAR2_ENDUAL_Pos (0U)
  8542. #define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
  8543. #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */
  8544. #define I2C_OAR2_ADD2_Pos (1U)
  8545. #define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
  8546. #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */
  8547. /******************** Bit definition for I2C_DR register ********************/
  8548. #define I2C_DR_DR_Pos (0U)
  8549. #define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) /*!< 0x000000FF */
  8550. #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */
  8551. /******************* Bit definition for I2C_SR1 register ********************/
  8552. #define I2C_SR1_SB_Pos (0U)
  8553. #define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) /*!< 0x00000001 */
  8554. #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */
  8555. #define I2C_SR1_ADDR_Pos (1U)
  8556. #define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
  8557. #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */
  8558. #define I2C_SR1_BTF_Pos (2U)
  8559. #define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
  8560. #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */
  8561. #define I2C_SR1_ADD10_Pos (3U)
  8562. #define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
  8563. #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */
  8564. #define I2C_SR1_STOPF_Pos (4U)
  8565. #define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
  8566. #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */
  8567. #define I2C_SR1_RXNE_Pos (6U)
  8568. #define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
  8569. #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */
  8570. #define I2C_SR1_TXE_Pos (7U)
  8571. #define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
  8572. #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */
  8573. #define I2C_SR1_BERR_Pos (8U)
  8574. #define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
  8575. #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */
  8576. #define I2C_SR1_ARLO_Pos (9U)
  8577. #define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
  8578. #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */
  8579. #define I2C_SR1_AF_Pos (10U)
  8580. #define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) /*!< 0x00000400 */
  8581. #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */
  8582. #define I2C_SR1_OVR_Pos (11U)
  8583. #define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
  8584. #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */
  8585. #define I2C_SR1_PECERR_Pos (12U)
  8586. #define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
  8587. #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */
  8588. #define I2C_SR1_TIMEOUT_Pos (14U)
  8589. #define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
  8590. #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */
  8591. #define I2C_SR1_SMBALERT_Pos (15U)
  8592. #define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
  8593. #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */
  8594. /******************* Bit definition for I2C_SR2 register ********************/
  8595. #define I2C_SR2_MSL_Pos (0U)
  8596. #define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
  8597. #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */
  8598. #define I2C_SR2_BUSY_Pos (1U)
  8599. #define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
  8600. #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */
  8601. #define I2C_SR2_TRA_Pos (2U)
  8602. #define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
  8603. #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */
  8604. #define I2C_SR2_GENCALL_Pos (4U)
  8605. #define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
  8606. #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */
  8607. #define I2C_SR2_SMBDEFAULT_Pos (5U)
  8608. #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
  8609. #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */
  8610. #define I2C_SR2_SMBHOST_Pos (6U)
  8611. #define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
  8612. #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */
  8613. #define I2C_SR2_DUALF_Pos (7U)
  8614. #define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
  8615. #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */
  8616. #define I2C_SR2_PEC_Pos (8U)
  8617. #define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
  8618. #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */
  8619. /******************* Bit definition for I2C_CCR register ********************/
  8620. #define I2C_CCR_CCR_Pos (0U)
  8621. #define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
  8622. #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */
  8623. #define I2C_CCR_DUTY_Pos (14U)
  8624. #define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
  8625. #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */
  8626. #define I2C_CCR_FS_Pos (15U)
  8627. #define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) /*!< 0x00008000 */
  8628. #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */
  8629. /****************** Bit definition for I2C_TRISE register *******************/
  8630. #define I2C_TRISE_TRISE_Pos (0U)
  8631. #define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
  8632. #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
  8633. /******************************************************************************/
  8634. /* */
  8635. /* Independent WATCHDOG */
  8636. /* */
  8637. /******************************************************************************/
  8638. /******************* Bit definition for IWDG_KR register ********************/
  8639. #define IWDG_KR_KEY_Pos (0U)
  8640. #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
  8641. #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
  8642. /******************* Bit definition for IWDG_PR register ********************/
  8643. #define IWDG_PR_PR_Pos (0U)
  8644. #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */
  8645. #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
  8646. #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x01 */
  8647. #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x02 */
  8648. #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x04 */
  8649. /******************* Bit definition for IWDG_RLR register *******************/
  8650. #define IWDG_RLR_RL_Pos (0U)
  8651. #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
  8652. #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
  8653. /******************* Bit definition for IWDG_SR register ********************/
  8654. #define IWDG_SR_PVU_Pos (0U)
  8655. #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
  8656. #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */
  8657. #define IWDG_SR_RVU_Pos (1U)
  8658. #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
  8659. #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */
  8660. /******************************************************************************/
  8661. /* */
  8662. /* Power Control */
  8663. /* */
  8664. /******************************************************************************/
  8665. /******************** Bit definition for PWR_CR register ********************/
  8666. #define PWR_CR_LPDS_Pos (0U)
  8667. #define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
  8668. #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
  8669. #define PWR_CR_PDDS_Pos (1U)
  8670. #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
  8671. #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
  8672. #define PWR_CR_CWUF_Pos (2U)
  8673. #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
  8674. #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
  8675. #define PWR_CR_CSBF_Pos (3U)
  8676. #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
  8677. #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
  8678. #define PWR_CR_PVDE_Pos (4U)
  8679. #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
  8680. #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
  8681. #define PWR_CR_PLS_Pos (5U)
  8682. #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
  8683. #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
  8684. #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */
  8685. #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */
  8686. #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */
  8687. /*!< PVD level configuration */
  8688. #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */
  8689. #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */
  8690. #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */
  8691. #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */
  8692. #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */
  8693. #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */
  8694. #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */
  8695. #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */
  8696. #define PWR_CR_DBP_Pos (8U)
  8697. #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */
  8698. #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
  8699. #define PWR_CR_FPDS_Pos (9U)
  8700. #define PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) /*!< 0x00000200 */
  8701. #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
  8702. #define PWR_CR_VOS_Pos (14U)
  8703. #define PWR_CR_VOS_Msk (0x1UL << PWR_CR_VOS_Pos) /*!< 0x00004000 */
  8704. #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS bit (Regulator voltage scaling output selection) */
  8705. /* Legacy define */
  8706. #define PWR_CR_PMODE PWR_CR_VOS
  8707. /******************* Bit definition for PWR_CSR register ********************/
  8708. #define PWR_CSR_WUF_Pos (0U)
  8709. #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
  8710. #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
  8711. #define PWR_CSR_SBF_Pos (1U)
  8712. #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
  8713. #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
  8714. #define PWR_CSR_PVDO_Pos (2U)
  8715. #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
  8716. #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
  8717. #define PWR_CSR_BRR_Pos (3U)
  8718. #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
  8719. #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
  8720. #define PWR_CSR_EWUP_Pos (8U)
  8721. #define PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) /*!< 0x00000100 */
  8722. #define PWR_CSR_EWUP PWR_CSR_EWUP_Msk /*!< Enable WKUP pin */
  8723. #define PWR_CSR_BRE_Pos (9U)
  8724. #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
  8725. #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
  8726. #define PWR_CSR_VOSRDY_Pos (14U)
  8727. #define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
  8728. #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
  8729. /* Legacy define */
  8730. #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
  8731. /******************************************************************************/
  8732. /* */
  8733. /* Reset and Clock Control */
  8734. /* */
  8735. /******************************************************************************/
  8736. /******************** Bit definition for RCC_CR register ********************/
  8737. #define RCC_CR_HSION_Pos (0U)
  8738. #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */
  8739. #define RCC_CR_HSION RCC_CR_HSION_Msk
  8740. #define RCC_CR_HSIRDY_Pos (1U)
  8741. #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
  8742. #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
  8743. #define RCC_CR_HSITRIM_Pos (3U)
  8744. #define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
  8745. #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
  8746. #define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
  8747. #define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
  8748. #define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
  8749. #define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
  8750. #define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
  8751. #define RCC_CR_HSICAL_Pos (8U)
  8752. #define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
  8753. #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
  8754. #define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
  8755. #define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
  8756. #define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
  8757. #define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
  8758. #define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
  8759. #define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
  8760. #define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
  8761. #define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
  8762. #define RCC_CR_HSEON_Pos (16U)
  8763. #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
  8764. #define RCC_CR_HSEON RCC_CR_HSEON_Msk
  8765. #define RCC_CR_HSERDY_Pos (17U)
  8766. #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
  8767. #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
  8768. #define RCC_CR_HSEBYP_Pos (18U)
  8769. #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
  8770. #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
  8771. #define RCC_CR_CSSON_Pos (19U)
  8772. #define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
  8773. #define RCC_CR_CSSON RCC_CR_CSSON_Msk
  8774. #define RCC_CR_PLLON_Pos (24U)
  8775. #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
  8776. #define RCC_CR_PLLON RCC_CR_PLLON_Msk
  8777. #define RCC_CR_PLLRDY_Pos (25U)
  8778. #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
  8779. #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
  8780. /*
  8781. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  8782. */
  8783. #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
  8784. #define RCC_CR_PLLI2SON_Pos (26U)
  8785. #define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
  8786. #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
  8787. #define RCC_CR_PLLI2SRDY_Pos (27U)
  8788. #define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
  8789. #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
  8790. /******************** Bit definition for RCC_PLLCFGR register ***************/
  8791. #define RCC_PLLCFGR_PLLM_Pos (0U)
  8792. #define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
  8793. #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
  8794. #define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
  8795. #define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
  8796. #define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
  8797. #define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
  8798. #define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
  8799. #define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
  8800. #define RCC_PLLCFGR_PLLN_Pos (6U)
  8801. #define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
  8802. #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
  8803. #define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
  8804. #define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
  8805. #define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
  8806. #define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
  8807. #define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
  8808. #define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
  8809. #define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
  8810. #define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
  8811. #define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
  8812. #define RCC_PLLCFGR_PLLP_Pos (16U)
  8813. #define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
  8814. #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
  8815. #define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
  8816. #define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
  8817. #define RCC_PLLCFGR_PLLSRC_Pos (22U)
  8818. #define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
  8819. #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
  8820. #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
  8821. #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
  8822. #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
  8823. #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
  8824. #define RCC_PLLCFGR_PLLQ_Pos (24U)
  8825. #define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
  8826. #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
  8827. #define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
  8828. #define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
  8829. #define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
  8830. #define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
  8831. /******************** Bit definition for RCC_CFGR register ******************/
  8832. /*!< SW configuration */
  8833. #define RCC_CFGR_SW_Pos (0U)
  8834. #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
  8835. #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
  8836. #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
  8837. #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
  8838. #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
  8839. #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
  8840. #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
  8841. /*!< SWS configuration */
  8842. #define RCC_CFGR_SWS_Pos (2U)
  8843. #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
  8844. #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
  8845. #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
  8846. #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
  8847. #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
  8848. #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
  8849. #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
  8850. /*!< HPRE configuration */
  8851. #define RCC_CFGR_HPRE_Pos (4U)
  8852. #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
  8853. #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
  8854. #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
  8855. #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
  8856. #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
  8857. #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
  8858. #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
  8859. #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
  8860. #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
  8861. #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
  8862. #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
  8863. #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
  8864. #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
  8865. #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
  8866. #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
  8867. /*!< PPRE1 configuration */
  8868. #define RCC_CFGR_PPRE1_Pos (10U)
  8869. #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
  8870. #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
  8871. #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
  8872. #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
  8873. #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
  8874. #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
  8875. #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
  8876. #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
  8877. #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
  8878. #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
  8879. /*!< PPRE2 configuration */
  8880. #define RCC_CFGR_PPRE2_Pos (13U)
  8881. #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
  8882. #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
  8883. #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
  8884. #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
  8885. #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
  8886. #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
  8887. #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
  8888. #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
  8889. #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
  8890. #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
  8891. /*!< RTCPRE configuration */
  8892. #define RCC_CFGR_RTCPRE_Pos (16U)
  8893. #define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
  8894. #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
  8895. #define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
  8896. #define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
  8897. #define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
  8898. #define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
  8899. #define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
  8900. /*!< MCO1 configuration */
  8901. #define RCC_CFGR_MCO1_Pos (21U)
  8902. #define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
  8903. #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
  8904. #define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
  8905. #define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
  8906. #define RCC_CFGR_I2SSRC_Pos (23U)
  8907. #define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos) /*!< 0x00800000 */
  8908. #define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk
  8909. #define RCC_CFGR_MCO1PRE_Pos (24U)
  8910. #define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
  8911. #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
  8912. #define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
  8913. #define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
  8914. #define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
  8915. #define RCC_CFGR_MCO2PRE_Pos (27U)
  8916. #define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
  8917. #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
  8918. #define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
  8919. #define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
  8920. #define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
  8921. #define RCC_CFGR_MCO2_Pos (30U)
  8922. #define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
  8923. #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
  8924. #define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
  8925. #define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
  8926. /******************** Bit definition for RCC_CIR register *******************/
  8927. #define RCC_CIR_LSIRDYF_Pos (0U)
  8928. #define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
  8929. #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
  8930. #define RCC_CIR_LSERDYF_Pos (1U)
  8931. #define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
  8932. #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
  8933. #define RCC_CIR_HSIRDYF_Pos (2U)
  8934. #define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
  8935. #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
  8936. #define RCC_CIR_HSERDYF_Pos (3U)
  8937. #define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
  8938. #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
  8939. #define RCC_CIR_PLLRDYF_Pos (4U)
  8940. #define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
  8941. #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
  8942. #define RCC_CIR_PLLI2SRDYF_Pos (5U)
  8943. #define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
  8944. #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
  8945. #define RCC_CIR_CSSF_Pos (7U)
  8946. #define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
  8947. #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
  8948. #define RCC_CIR_LSIRDYIE_Pos (8U)
  8949. #define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
  8950. #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
  8951. #define RCC_CIR_LSERDYIE_Pos (9U)
  8952. #define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
  8953. #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
  8954. #define RCC_CIR_HSIRDYIE_Pos (10U)
  8955. #define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
  8956. #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
  8957. #define RCC_CIR_HSERDYIE_Pos (11U)
  8958. #define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
  8959. #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
  8960. #define RCC_CIR_PLLRDYIE_Pos (12U)
  8961. #define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
  8962. #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
  8963. #define RCC_CIR_PLLI2SRDYIE_Pos (13U)
  8964. #define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */
  8965. #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
  8966. #define RCC_CIR_LSIRDYC_Pos (16U)
  8967. #define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
  8968. #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
  8969. #define RCC_CIR_LSERDYC_Pos (17U)
  8970. #define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
  8971. #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
  8972. #define RCC_CIR_HSIRDYC_Pos (18U)
  8973. #define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
  8974. #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
  8975. #define RCC_CIR_HSERDYC_Pos (19U)
  8976. #define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
  8977. #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
  8978. #define RCC_CIR_PLLRDYC_Pos (20U)
  8979. #define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
  8980. #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
  8981. #define RCC_CIR_PLLI2SRDYC_Pos (21U)
  8982. #define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */
  8983. #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
  8984. #define RCC_CIR_CSSC_Pos (23U)
  8985. #define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
  8986. #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
  8987. /******************** Bit definition for RCC_AHB1RSTR register **************/
  8988. #define RCC_AHB1RSTR_GPIOARST_Pos (0U)
  8989. #define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
  8990. #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
  8991. #define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
  8992. #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
  8993. #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
  8994. #define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
  8995. #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
  8996. #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
  8997. #define RCC_AHB1RSTR_GPIODRST_Pos (3U)
  8998. #define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
  8999. #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
  9000. #define RCC_AHB1RSTR_GPIOERST_Pos (4U)
  9001. #define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
  9002. #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
  9003. #define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
  9004. #define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
  9005. #define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
  9006. #define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
  9007. #define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
  9008. #define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
  9009. #define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
  9010. #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
  9011. #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
  9012. #define RCC_AHB1RSTR_GPIOIRST_Pos (8U)
  9013. #define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos) /*!< 0x00000100 */
  9014. #define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk
  9015. #define RCC_AHB1RSTR_CRCRST_Pos (12U)
  9016. #define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */
  9017. #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
  9018. #define RCC_AHB1RSTR_DMA1RST_Pos (21U)
  9019. #define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */
  9020. #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
  9021. #define RCC_AHB1RSTR_DMA2RST_Pos (22U)
  9022. #define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */
  9023. #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
  9024. #define RCC_AHB1RSTR_OTGHRST_Pos (29U)
  9025. #define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos) /*!< 0x20000000 */
  9026. #define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk
  9027. /******************** Bit definition for RCC_AHB2RSTR register **************/
  9028. #define RCC_AHB2RSTR_RNGRST_Pos (6U)
  9029. #define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) /*!< 0x00000040 */
  9030. #define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
  9031. #define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
  9032. #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
  9033. #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
  9034. /******************** Bit definition for RCC_AHB3RSTR register **************/
  9035. #define RCC_AHB3RSTR_FSMCRST_Pos (0U)
  9036. #define RCC_AHB3RSTR_FSMCRST_Msk (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos) /*!< 0x00000001 */
  9037. #define RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk
  9038. /******************** Bit definition for RCC_APB1RSTR register **************/
  9039. #define RCC_APB1RSTR_TIM2RST_Pos (0U)
  9040. #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
  9041. #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
  9042. #define RCC_APB1RSTR_TIM3RST_Pos (1U)
  9043. #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
  9044. #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
  9045. #define RCC_APB1RSTR_TIM4RST_Pos (2U)
  9046. #define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
  9047. #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
  9048. #define RCC_APB1RSTR_TIM5RST_Pos (3U)
  9049. #define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
  9050. #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
  9051. #define RCC_APB1RSTR_TIM6RST_Pos (4U)
  9052. #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
  9053. #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
  9054. #define RCC_APB1RSTR_TIM7RST_Pos (5U)
  9055. #define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
  9056. #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
  9057. #define RCC_APB1RSTR_TIM12RST_Pos (6U)
  9058. #define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
  9059. #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
  9060. #define RCC_APB1RSTR_TIM13RST_Pos (7U)
  9061. #define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
  9062. #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
  9063. #define RCC_APB1RSTR_TIM14RST_Pos (8U)
  9064. #define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
  9065. #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
  9066. #define RCC_APB1RSTR_WWDGRST_Pos (11U)
  9067. #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
  9068. #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
  9069. #define RCC_APB1RSTR_SPI2RST_Pos (14U)
  9070. #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
  9071. #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
  9072. #define RCC_APB1RSTR_SPI3RST_Pos (15U)
  9073. #define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
  9074. #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
  9075. #define RCC_APB1RSTR_USART2RST_Pos (17U)
  9076. #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
  9077. #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
  9078. #define RCC_APB1RSTR_USART3RST_Pos (18U)
  9079. #define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
  9080. #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
  9081. #define RCC_APB1RSTR_UART4RST_Pos (19U)
  9082. #define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
  9083. #define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
  9084. #define RCC_APB1RSTR_UART5RST_Pos (20U)
  9085. #define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
  9086. #define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
  9087. #define RCC_APB1RSTR_I2C1RST_Pos (21U)
  9088. #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
  9089. #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
  9090. #define RCC_APB1RSTR_I2C2RST_Pos (22U)
  9091. #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
  9092. #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
  9093. #define RCC_APB1RSTR_I2C3RST_Pos (23U)
  9094. #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */
  9095. #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
  9096. #define RCC_APB1RSTR_CAN1RST_Pos (25U)
  9097. #define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
  9098. #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
  9099. #define RCC_APB1RSTR_CAN2RST_Pos (26U)
  9100. #define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */
  9101. #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
  9102. #define RCC_APB1RSTR_PWRRST_Pos (28U)
  9103. #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
  9104. #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
  9105. #define RCC_APB1RSTR_DACRST_Pos (29U)
  9106. #define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */
  9107. #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
  9108. /******************** Bit definition for RCC_APB2RSTR register **************/
  9109. #define RCC_APB2RSTR_TIM1RST_Pos (0U)
  9110. #define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */
  9111. #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
  9112. #define RCC_APB2RSTR_TIM8RST_Pos (1U)
  9113. #define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */
  9114. #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
  9115. #define RCC_APB2RSTR_USART1RST_Pos (4U)
  9116. #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
  9117. #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
  9118. #define RCC_APB2RSTR_USART6RST_Pos (5U)
  9119. #define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
  9120. #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
  9121. #define RCC_APB2RSTR_ADCRST_Pos (8U)
  9122. #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */
  9123. #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
  9124. #define RCC_APB2RSTR_SDIORST_Pos (11U)
  9125. #define RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */
  9126. #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
  9127. #define RCC_APB2RSTR_SPI1RST_Pos (12U)
  9128. #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
  9129. #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
  9130. #define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
  9131. #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
  9132. #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
  9133. #define RCC_APB2RSTR_TIM9RST_Pos (16U)
  9134. #define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */
  9135. #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
  9136. #define RCC_APB2RSTR_TIM10RST_Pos (17U)
  9137. #define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
  9138. #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
  9139. #define RCC_APB2RSTR_TIM11RST_Pos (18U)
  9140. #define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
  9141. #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
  9142. /* Old SPI1RST bit definition, maintained for legacy purpose */
  9143. #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
  9144. /******************** Bit definition for RCC_AHB1ENR register ***************/
  9145. #define RCC_AHB1ENR_GPIOAEN_Pos (0U)
  9146. #define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */
  9147. #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
  9148. #define RCC_AHB1ENR_GPIOBEN_Pos (1U)
  9149. #define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */
  9150. #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
  9151. #define RCC_AHB1ENR_GPIOCEN_Pos (2U)
  9152. #define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */
  9153. #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
  9154. #define RCC_AHB1ENR_GPIODEN_Pos (3U)
  9155. #define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */
  9156. #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
  9157. #define RCC_AHB1ENR_GPIOEEN_Pos (4U)
  9158. #define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */
  9159. #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
  9160. #define RCC_AHB1ENR_GPIOFEN_Pos (5U)
  9161. #define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos) /*!< 0x00000020 */
  9162. #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
  9163. #define RCC_AHB1ENR_GPIOGEN_Pos (6U)
  9164. #define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos) /*!< 0x00000040 */
  9165. #define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
  9166. #define RCC_AHB1ENR_GPIOHEN_Pos (7U)
  9167. #define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */
  9168. #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
  9169. #define RCC_AHB1ENR_GPIOIEN_Pos (8U)
  9170. #define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos) /*!< 0x00000100 */
  9171. #define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk
  9172. #define RCC_AHB1ENR_CRCEN_Pos (12U)
  9173. #define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
  9174. #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
  9175. #define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)
  9176. #define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos) /*!< 0x00040000 */
  9177. #define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk
  9178. #define RCC_AHB1ENR_CCMDATARAMEN_Pos (20U)
  9179. #define RCC_AHB1ENR_CCMDATARAMEN_Msk (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos) /*!< 0x00100000 */
  9180. #define RCC_AHB1ENR_CCMDATARAMEN RCC_AHB1ENR_CCMDATARAMEN_Msk
  9181. #define RCC_AHB1ENR_DMA1EN_Pos (21U)
  9182. #define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */
  9183. #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
  9184. #define RCC_AHB1ENR_DMA2EN_Pos (22U)
  9185. #define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */
  9186. #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
  9187. #define RCC_AHB1ENR_OTGHSEN_Pos (29U)
  9188. #define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos) /*!< 0x20000000 */
  9189. #define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk
  9190. #define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)
  9191. #define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos) /*!< 0x40000000 */
  9192. #define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk
  9193. /******************** Bit definition for RCC_AHB2ENR register ***************/
  9194. /*
  9195. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  9196. */
  9197. #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */
  9198. #define RCC_AHB2ENR_RNGEN_Pos (6U)
  9199. #define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) /*!< 0x00000040 */
  9200. #define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
  9201. #define RCC_AHB2ENR_OTGFSEN_Pos (7U)
  9202. #define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */
  9203. #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
  9204. /******************** Bit definition for RCC_AHB3ENR register ***************/
  9205. /*
  9206. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  9207. */
  9208. #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */
  9209. #define RCC_AHB3ENR_FSMCEN_Pos (0U)
  9210. #define RCC_AHB3ENR_FSMCEN_Msk (0x1UL << RCC_AHB3ENR_FSMCEN_Pos) /*!< 0x00000001 */
  9211. #define RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk
  9212. /******************** Bit definition for RCC_APB1ENR register ***************/
  9213. #define RCC_APB1ENR_TIM2EN_Pos (0U)
  9214. #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
  9215. #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
  9216. #define RCC_APB1ENR_TIM3EN_Pos (1U)
  9217. #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
  9218. #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
  9219. #define RCC_APB1ENR_TIM4EN_Pos (2U)
  9220. #define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
  9221. #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
  9222. #define RCC_APB1ENR_TIM5EN_Pos (3U)
  9223. #define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
  9224. #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
  9225. #define RCC_APB1ENR_TIM6EN_Pos (4U)
  9226. #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
  9227. #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
  9228. #define RCC_APB1ENR_TIM7EN_Pos (5U)
  9229. #define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
  9230. #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
  9231. #define RCC_APB1ENR_TIM12EN_Pos (6U)
  9232. #define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
  9233. #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
  9234. #define RCC_APB1ENR_TIM13EN_Pos (7U)
  9235. #define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
  9236. #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
  9237. #define RCC_APB1ENR_TIM14EN_Pos (8U)
  9238. #define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
  9239. #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
  9240. #define RCC_APB1ENR_WWDGEN_Pos (11U)
  9241. #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
  9242. #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
  9243. #define RCC_APB1ENR_SPI2EN_Pos (14U)
  9244. #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
  9245. #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
  9246. #define RCC_APB1ENR_SPI3EN_Pos (15U)
  9247. #define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
  9248. #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
  9249. #define RCC_APB1ENR_USART2EN_Pos (17U)
  9250. #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
  9251. #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
  9252. #define RCC_APB1ENR_USART3EN_Pos (18U)
  9253. #define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
  9254. #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
  9255. #define RCC_APB1ENR_UART4EN_Pos (19U)
  9256. #define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos) /*!< 0x00080000 */
  9257. #define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
  9258. #define RCC_APB1ENR_UART5EN_Pos (20U)
  9259. #define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos) /*!< 0x00100000 */
  9260. #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
  9261. #define RCC_APB1ENR_I2C1EN_Pos (21U)
  9262. #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
  9263. #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
  9264. #define RCC_APB1ENR_I2C2EN_Pos (22U)
  9265. #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
  9266. #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
  9267. #define RCC_APB1ENR_I2C3EN_Pos (23U)
  9268. #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */
  9269. #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
  9270. #define RCC_APB1ENR_CAN1EN_Pos (25U)
  9271. #define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
  9272. #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
  9273. #define RCC_APB1ENR_CAN2EN_Pos (26U)
  9274. #define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */
  9275. #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
  9276. #define RCC_APB1ENR_PWREN_Pos (28U)
  9277. #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
  9278. #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
  9279. #define RCC_APB1ENR_DACEN_Pos (29U)
  9280. #define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */
  9281. #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
  9282. /******************** Bit definition for RCC_APB2ENR register ***************/
  9283. #define RCC_APB2ENR_TIM1EN_Pos (0U)
  9284. #define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */
  9285. #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
  9286. #define RCC_APB2ENR_TIM8EN_Pos (1U)
  9287. #define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */
  9288. #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
  9289. #define RCC_APB2ENR_USART1EN_Pos (4U)
  9290. #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */
  9291. #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
  9292. #define RCC_APB2ENR_USART6EN_Pos (5U)
  9293. #define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */
  9294. #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
  9295. #define RCC_APB2ENR_ADC1EN_Pos (8U)
  9296. #define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */
  9297. #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
  9298. #define RCC_APB2ENR_ADC2EN_Pos (9U)
  9299. #define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos) /*!< 0x00000200 */
  9300. #define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
  9301. #define RCC_APB2ENR_ADC3EN_Pos (10U)
  9302. #define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos) /*!< 0x00000400 */
  9303. #define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk
  9304. #define RCC_APB2ENR_SDIOEN_Pos (11U)
  9305. #define RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */
  9306. #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
  9307. #define RCC_APB2ENR_SPI1EN_Pos (12U)
  9308. #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
  9309. #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
  9310. #define RCC_APB2ENR_SYSCFGEN_Pos (14U)
  9311. #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */
  9312. #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
  9313. #define RCC_APB2ENR_TIM9EN_Pos (16U)
  9314. #define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */
  9315. #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
  9316. #define RCC_APB2ENR_TIM10EN_Pos (17U)
  9317. #define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */
  9318. #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
  9319. #define RCC_APB2ENR_TIM11EN_Pos (18U)
  9320. #define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */
  9321. #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
  9322. /******************** Bit definition for RCC_AHB1LPENR register *************/
  9323. #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
  9324. #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
  9325. #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
  9326. #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
  9327. #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
  9328. #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
  9329. #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
  9330. #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
  9331. #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
  9332. #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
  9333. #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
  9334. #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
  9335. #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
  9336. #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
  9337. #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
  9338. #define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
  9339. #define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
  9340. #define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
  9341. #define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
  9342. #define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
  9343. #define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
  9344. #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
  9345. #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
  9346. #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
  9347. #define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)
  9348. #define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos) /*!< 0x00000100 */
  9349. #define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk
  9350. #define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
  9351. #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
  9352. #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
  9353. #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
  9354. #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
  9355. #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
  9356. #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
  9357. #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
  9358. #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
  9359. #define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
  9360. #define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */
  9361. #define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
  9362. #define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)
  9363. #define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) /*!< 0x00040000 */
  9364. #define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk
  9365. #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
  9366. #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
  9367. #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
  9368. #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
  9369. #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
  9370. #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
  9371. #define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)
  9372. #define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos) /*!< 0x20000000 */
  9373. #define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk
  9374. #define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)
  9375. #define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) /*!< 0x40000000 */
  9376. #define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk
  9377. /******************** Bit definition for RCC_AHB2LPENR register *************/
  9378. #define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
  9379. #define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
  9380. #define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
  9381. #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
  9382. #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
  9383. #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
  9384. /******************** Bit definition for RCC_AHB3LPENR register *************/
  9385. #define RCC_AHB3LPENR_FSMCLPEN_Pos (0U)
  9386. #define RCC_AHB3LPENR_FSMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos) /*!< 0x00000001 */
  9387. #define RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk
  9388. /******************** Bit definition for RCC_APB1LPENR register *************/
  9389. #define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
  9390. #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
  9391. #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
  9392. #define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
  9393. #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
  9394. #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
  9395. #define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
  9396. #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
  9397. #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
  9398. #define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
  9399. #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
  9400. #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
  9401. #define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
  9402. #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
  9403. #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
  9404. #define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
  9405. #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
  9406. #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
  9407. #define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
  9408. #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
  9409. #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
  9410. #define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
  9411. #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
  9412. #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
  9413. #define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
  9414. #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
  9415. #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
  9416. #define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
  9417. #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
  9418. #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
  9419. #define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
  9420. #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
  9421. #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
  9422. #define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
  9423. #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
  9424. #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
  9425. #define RCC_APB1LPENR_USART2LPEN_Pos (17U)
  9426. #define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
  9427. #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
  9428. #define RCC_APB1LPENR_USART3LPEN_Pos (18U)
  9429. #define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
  9430. #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
  9431. #define RCC_APB1LPENR_UART4LPEN_Pos (19U)
  9432. #define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */
  9433. #define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
  9434. #define RCC_APB1LPENR_UART5LPEN_Pos (20U)
  9435. #define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */
  9436. #define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
  9437. #define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
  9438. #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
  9439. #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
  9440. #define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
  9441. #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
  9442. #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
  9443. #define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
  9444. #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
  9445. #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
  9446. #define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
  9447. #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
  9448. #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
  9449. #define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
  9450. #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
  9451. #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
  9452. #define RCC_APB1LPENR_PWRLPEN_Pos (28U)
  9453. #define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
  9454. #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
  9455. #define RCC_APB1LPENR_DACLPEN_Pos (29U)
  9456. #define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */
  9457. #define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
  9458. /******************** Bit definition for RCC_APB2LPENR register *************/
  9459. #define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
  9460. #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
  9461. #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
  9462. #define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
  9463. #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
  9464. #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
  9465. #define RCC_APB2LPENR_USART1LPEN_Pos (4U)
  9466. #define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
  9467. #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
  9468. #define RCC_APB2LPENR_USART6LPEN_Pos (5U)
  9469. #define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
  9470. #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
  9471. #define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
  9472. #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
  9473. #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
  9474. #define RCC_APB2LPENR_ADC2LPEN_Pos (9U)
  9475. #define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos) /*!< 0x00000200 */
  9476. #define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk
  9477. #define RCC_APB2LPENR_ADC3LPEN_Pos (10U)
  9478. #define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos) /*!< 0x00000400 */
  9479. #define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk
  9480. #define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
  9481. #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
  9482. #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
  9483. #define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
  9484. #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
  9485. #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
  9486. #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
  9487. #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
  9488. #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
  9489. #define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
  9490. #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
  9491. #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
  9492. #define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
  9493. #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
  9494. #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
  9495. #define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
  9496. #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
  9497. #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
  9498. /******************** Bit definition for RCC_BDCR register ******************/
  9499. #define RCC_BDCR_LSEON_Pos (0U)
  9500. #define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
  9501. #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
  9502. #define RCC_BDCR_LSERDY_Pos (1U)
  9503. #define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
  9504. #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
  9505. #define RCC_BDCR_LSEBYP_Pos (2U)
  9506. #define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
  9507. #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
  9508. #define RCC_BDCR_RTCSEL_Pos (8U)
  9509. #define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
  9510. #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
  9511. #define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
  9512. #define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
  9513. #define RCC_BDCR_RTCEN_Pos (15U)
  9514. #define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
  9515. #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
  9516. #define RCC_BDCR_BDRST_Pos (16U)
  9517. #define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
  9518. #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
  9519. /******************** Bit definition for RCC_CSR register *******************/
  9520. #define RCC_CSR_LSION_Pos (0U)
  9521. #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
  9522. #define RCC_CSR_LSION RCC_CSR_LSION_Msk
  9523. #define RCC_CSR_LSIRDY_Pos (1U)
  9524. #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
  9525. #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
  9526. #define RCC_CSR_RMVF_Pos (24U)
  9527. #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
  9528. #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
  9529. #define RCC_CSR_BORRSTF_Pos (25U)
  9530. #define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) /*!< 0x02000000 */
  9531. #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
  9532. #define RCC_CSR_PINRSTF_Pos (26U)
  9533. #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
  9534. #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
  9535. #define RCC_CSR_PORRSTF_Pos (27U)
  9536. #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
  9537. #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
  9538. #define RCC_CSR_SFTRSTF_Pos (28U)
  9539. #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
  9540. #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
  9541. #define RCC_CSR_IWDGRSTF_Pos (29U)
  9542. #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
  9543. #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
  9544. #define RCC_CSR_WWDGRSTF_Pos (30U)
  9545. #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
  9546. #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
  9547. #define RCC_CSR_LPWRRSTF_Pos (31U)
  9548. #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
  9549. #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
  9550. /* Legacy defines */
  9551. #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
  9552. #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
  9553. /******************** Bit definition for RCC_SSCGR register *****************/
  9554. #define RCC_SSCGR_MODPER_Pos (0U)
  9555. #define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */
  9556. #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
  9557. #define RCC_SSCGR_INCSTEP_Pos (13U)
  9558. #define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */
  9559. #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
  9560. #define RCC_SSCGR_SPREADSEL_Pos (30U)
  9561. #define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */
  9562. #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
  9563. #define RCC_SSCGR_SSCGEN_Pos (31U)
  9564. #define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */
  9565. #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
  9566. /******************** Bit definition for RCC_PLLI2SCFGR register ************/
  9567. #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
  9568. #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
  9569. #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
  9570. #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
  9571. #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
  9572. #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
  9573. #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
  9574. #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
  9575. #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
  9576. #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
  9577. #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
  9578. #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
  9579. #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
  9580. #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
  9581. #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
  9582. #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
  9583. #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
  9584. #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
  9585. /******************************************************************************/
  9586. /* */
  9587. /* RNG */
  9588. /* */
  9589. /******************************************************************************/
  9590. /******************** Bits definition for RNG_CR register *******************/
  9591. #define RNG_CR_RNGEN_Pos (2U)
  9592. #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */
  9593. #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
  9594. #define RNG_CR_IE_Pos (3U)
  9595. #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */
  9596. #define RNG_CR_IE RNG_CR_IE_Msk
  9597. /******************** Bits definition for RNG_SR register *******************/
  9598. #define RNG_SR_DRDY_Pos (0U)
  9599. #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */
  9600. #define RNG_SR_DRDY RNG_SR_DRDY_Msk
  9601. #define RNG_SR_CECS_Pos (1U)
  9602. #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */
  9603. #define RNG_SR_CECS RNG_SR_CECS_Msk
  9604. #define RNG_SR_SECS_Pos (2U)
  9605. #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */
  9606. #define RNG_SR_SECS RNG_SR_SECS_Msk
  9607. #define RNG_SR_CEIS_Pos (5U)
  9608. #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */
  9609. #define RNG_SR_CEIS RNG_SR_CEIS_Msk
  9610. #define RNG_SR_SEIS_Pos (6U)
  9611. #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */
  9612. #define RNG_SR_SEIS RNG_SR_SEIS_Msk
  9613. /******************************************************************************/
  9614. /* */
  9615. /* Real-Time Clock (RTC) */
  9616. /* */
  9617. /******************************************************************************/
  9618. /*
  9619. * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
  9620. */
  9621. #define RTC_TAMPER2_SUPPORT /*!< TAMPER 2 feature support */
  9622. #define RTC_AF2_SUPPORT /*!< RTC Alternate Function 2 mapping support */
  9623. /******************** Bits definition for RTC_TR register *******************/
  9624. #define RTC_TR_PM_Pos (22U)
  9625. #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */
  9626. #define RTC_TR_PM RTC_TR_PM_Msk
  9627. #define RTC_TR_HT_Pos (20U)
  9628. #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */
  9629. #define RTC_TR_HT RTC_TR_HT_Msk
  9630. #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */
  9631. #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */
  9632. #define RTC_TR_HU_Pos (16U)
  9633. #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */
  9634. #define RTC_TR_HU RTC_TR_HU_Msk
  9635. #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */
  9636. #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */
  9637. #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */
  9638. #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */
  9639. #define RTC_TR_MNT_Pos (12U)
  9640. #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */
  9641. #define RTC_TR_MNT RTC_TR_MNT_Msk
  9642. #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */
  9643. #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */
  9644. #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */
  9645. #define RTC_TR_MNU_Pos (8U)
  9646. #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
  9647. #define RTC_TR_MNU RTC_TR_MNU_Msk
  9648. #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */
  9649. #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */
  9650. #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */
  9651. #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */
  9652. #define RTC_TR_ST_Pos (4U)
  9653. #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */
  9654. #define RTC_TR_ST RTC_TR_ST_Msk
  9655. #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */
  9656. #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */
  9657. #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */
  9658. #define RTC_TR_SU_Pos (0U)
  9659. #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */
  9660. #define RTC_TR_SU RTC_TR_SU_Msk
  9661. #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */
  9662. #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */
  9663. #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */
  9664. #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */
  9665. /******************** Bits definition for RTC_DR register *******************/
  9666. #define RTC_DR_YT_Pos (20U)
  9667. #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */
  9668. #define RTC_DR_YT RTC_DR_YT_Msk
  9669. #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */
  9670. #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */
  9671. #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */
  9672. #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */
  9673. #define RTC_DR_YU_Pos (16U)
  9674. #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */
  9675. #define RTC_DR_YU RTC_DR_YU_Msk
  9676. #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */
  9677. #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */
  9678. #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */
  9679. #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */
  9680. #define RTC_DR_WDU_Pos (13U)
  9681. #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
  9682. #define RTC_DR_WDU RTC_DR_WDU_Msk
  9683. #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */
  9684. #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */
  9685. #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */
  9686. #define RTC_DR_MT_Pos (12U)
  9687. #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */
  9688. #define RTC_DR_MT RTC_DR_MT_Msk
  9689. #define RTC_DR_MU_Pos (8U)
  9690. #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */
  9691. #define RTC_DR_MU RTC_DR_MU_Msk
  9692. #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */
  9693. #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */
  9694. #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */
  9695. #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */
  9696. #define RTC_DR_DT_Pos (4U)
  9697. #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */
  9698. #define RTC_DR_DT RTC_DR_DT_Msk
  9699. #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */
  9700. #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */
  9701. #define RTC_DR_DU_Pos (0U)
  9702. #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */
  9703. #define RTC_DR_DU RTC_DR_DU_Msk
  9704. #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */
  9705. #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */
  9706. #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */
  9707. #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */
  9708. /******************** Bits definition for RTC_CR register *******************/
  9709. #define RTC_CR_COE_Pos (23U)
  9710. #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */
  9711. #define RTC_CR_COE RTC_CR_COE_Msk
  9712. #define RTC_CR_OSEL_Pos (21U)
  9713. #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
  9714. #define RTC_CR_OSEL RTC_CR_OSEL_Msk
  9715. #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
  9716. #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
  9717. #define RTC_CR_POL_Pos (20U)
  9718. #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */
  9719. #define RTC_CR_POL RTC_CR_POL_Msk
  9720. #define RTC_CR_COSEL_Pos (19U)
  9721. #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
  9722. #define RTC_CR_COSEL RTC_CR_COSEL_Msk
  9723. #define RTC_CR_BKP_Pos (18U)
  9724. #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */
  9725. #define RTC_CR_BKP RTC_CR_BKP_Msk
  9726. #define RTC_CR_SUB1H_Pos (17U)
  9727. #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
  9728. #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
  9729. #define RTC_CR_ADD1H_Pos (16U)
  9730. #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
  9731. #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
  9732. #define RTC_CR_TSIE_Pos (15U)
  9733. #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
  9734. #define RTC_CR_TSIE RTC_CR_TSIE_Msk
  9735. #define RTC_CR_WUTIE_Pos (14U)
  9736. #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
  9737. #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
  9738. #define RTC_CR_ALRBIE_Pos (13U)
  9739. #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
  9740. #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
  9741. #define RTC_CR_ALRAIE_Pos (12U)
  9742. #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
  9743. #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
  9744. #define RTC_CR_TSE_Pos (11U)
  9745. #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */
  9746. #define RTC_CR_TSE RTC_CR_TSE_Msk
  9747. #define RTC_CR_WUTE_Pos (10U)
  9748. #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
  9749. #define RTC_CR_WUTE RTC_CR_WUTE_Msk
  9750. #define RTC_CR_ALRBE_Pos (9U)
  9751. #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
  9752. #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
  9753. #define RTC_CR_ALRAE_Pos (8U)
  9754. #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
  9755. #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
  9756. #define RTC_CR_DCE_Pos (7U)
  9757. #define RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) /*!< 0x00000080 */
  9758. #define RTC_CR_DCE RTC_CR_DCE_Msk
  9759. #define RTC_CR_FMT_Pos (6U)
  9760. #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */
  9761. #define RTC_CR_FMT RTC_CR_FMT_Msk
  9762. #define RTC_CR_BYPSHAD_Pos (5U)
  9763. #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
  9764. #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
  9765. #define RTC_CR_REFCKON_Pos (4U)
  9766. #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
  9767. #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
  9768. #define RTC_CR_TSEDGE_Pos (3U)
  9769. #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
  9770. #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
  9771. #define RTC_CR_WUCKSEL_Pos (0U)
  9772. #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
  9773. #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
  9774. #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
  9775. #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
  9776. #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
  9777. /* Legacy defines */
  9778. #define RTC_CR_BCK RTC_CR_BKP
  9779. /******************** Bits definition for RTC_ISR register ******************/
  9780. #define RTC_ISR_RECALPF_Pos (16U)
  9781. #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */
  9782. #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
  9783. #define RTC_ISR_TAMP1F_Pos (13U)
  9784. #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */
  9785. #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
  9786. #define RTC_ISR_TAMP2F_Pos (14U)
  9787. #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */
  9788. #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
  9789. #define RTC_ISR_TSOVF_Pos (12U)
  9790. #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */
  9791. #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
  9792. #define RTC_ISR_TSF_Pos (11U)
  9793. #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */
  9794. #define RTC_ISR_TSF RTC_ISR_TSF_Msk
  9795. #define RTC_ISR_WUTF_Pos (10U)
  9796. #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */
  9797. #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
  9798. #define RTC_ISR_ALRBF_Pos (9U)
  9799. #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */
  9800. #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
  9801. #define RTC_ISR_ALRAF_Pos (8U)
  9802. #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */
  9803. #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
  9804. #define RTC_ISR_INIT_Pos (7U)
  9805. #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */
  9806. #define RTC_ISR_INIT RTC_ISR_INIT_Msk
  9807. #define RTC_ISR_INITF_Pos (6U)
  9808. #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */
  9809. #define RTC_ISR_INITF RTC_ISR_INITF_Msk
  9810. #define RTC_ISR_RSF_Pos (5U)
  9811. #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */
  9812. #define RTC_ISR_RSF RTC_ISR_RSF_Msk
  9813. #define RTC_ISR_INITS_Pos (4U)
  9814. #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */
  9815. #define RTC_ISR_INITS RTC_ISR_INITS_Msk
  9816. #define RTC_ISR_SHPF_Pos (3U)
  9817. #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */
  9818. #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
  9819. #define RTC_ISR_WUTWF_Pos (2U)
  9820. #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */
  9821. #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
  9822. #define RTC_ISR_ALRBWF_Pos (1U)
  9823. #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */
  9824. #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
  9825. #define RTC_ISR_ALRAWF_Pos (0U)
  9826. #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */
  9827. #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
  9828. /******************** Bits definition for RTC_PRER register *****************/
  9829. #define RTC_PRER_PREDIV_A_Pos (16U)
  9830. #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
  9831. #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
  9832. #define RTC_PRER_PREDIV_S_Pos (0U)
  9833. #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
  9834. #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
  9835. /******************** Bits definition for RTC_WUTR register *****************/
  9836. #define RTC_WUTR_WUT_Pos (0U)
  9837. #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
  9838. #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
  9839. /******************** Bits definition for RTC_CALIBR register ***************/
  9840. #define RTC_CALIBR_DCS_Pos (7U)
  9841. #define RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */
  9842. #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
  9843. #define RTC_CALIBR_DC_Pos (0U)
  9844. #define RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */
  9845. #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
  9846. /******************** Bits definition for RTC_ALRMAR register ***************/
  9847. #define RTC_ALRMAR_MSK4_Pos (31U)
  9848. #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
  9849. #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
  9850. #define RTC_ALRMAR_WDSEL_Pos (30U)
  9851. #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
  9852. #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
  9853. #define RTC_ALRMAR_DT_Pos (28U)
  9854. #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
  9855. #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
  9856. #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
  9857. #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
  9858. #define RTC_ALRMAR_DU_Pos (24U)
  9859. #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
  9860. #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
  9861. #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
  9862. #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
  9863. #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
  9864. #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
  9865. #define RTC_ALRMAR_MSK3_Pos (23U)
  9866. #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
  9867. #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
  9868. #define RTC_ALRMAR_PM_Pos (22U)
  9869. #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
  9870. #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
  9871. #define RTC_ALRMAR_HT_Pos (20U)
  9872. #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
  9873. #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
  9874. #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
  9875. #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
  9876. #define RTC_ALRMAR_HU_Pos (16U)
  9877. #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
  9878. #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
  9879. #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
  9880. #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
  9881. #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
  9882. #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
  9883. #define RTC_ALRMAR_MSK2_Pos (15U)
  9884. #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
  9885. #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
  9886. #define RTC_ALRMAR_MNT_Pos (12U)
  9887. #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
  9888. #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
  9889. #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
  9890. #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
  9891. #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
  9892. #define RTC_ALRMAR_MNU_Pos (8U)
  9893. #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
  9894. #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
  9895. #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
  9896. #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
  9897. #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
  9898. #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
  9899. #define RTC_ALRMAR_MSK1_Pos (7U)
  9900. #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
  9901. #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
  9902. #define RTC_ALRMAR_ST_Pos (4U)
  9903. #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
  9904. #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
  9905. #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
  9906. #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
  9907. #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
  9908. #define RTC_ALRMAR_SU_Pos (0U)
  9909. #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
  9910. #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
  9911. #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
  9912. #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
  9913. #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
  9914. #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
  9915. /******************** Bits definition for RTC_ALRMBR register ***************/
  9916. #define RTC_ALRMBR_MSK4_Pos (31U)
  9917. #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
  9918. #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
  9919. #define RTC_ALRMBR_WDSEL_Pos (30U)
  9920. #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
  9921. #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
  9922. #define RTC_ALRMBR_DT_Pos (28U)
  9923. #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
  9924. #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
  9925. #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
  9926. #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
  9927. #define RTC_ALRMBR_DU_Pos (24U)
  9928. #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
  9929. #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
  9930. #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
  9931. #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
  9932. #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
  9933. #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
  9934. #define RTC_ALRMBR_MSK3_Pos (23U)
  9935. #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
  9936. #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
  9937. #define RTC_ALRMBR_PM_Pos (22U)
  9938. #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
  9939. #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
  9940. #define RTC_ALRMBR_HT_Pos (20U)
  9941. #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
  9942. #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
  9943. #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
  9944. #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
  9945. #define RTC_ALRMBR_HU_Pos (16U)
  9946. #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
  9947. #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
  9948. #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
  9949. #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
  9950. #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
  9951. #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
  9952. #define RTC_ALRMBR_MSK2_Pos (15U)
  9953. #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
  9954. #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
  9955. #define RTC_ALRMBR_MNT_Pos (12U)
  9956. #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
  9957. #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
  9958. #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
  9959. #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
  9960. #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
  9961. #define RTC_ALRMBR_MNU_Pos (8U)
  9962. #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
  9963. #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
  9964. #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
  9965. #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
  9966. #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
  9967. #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
  9968. #define RTC_ALRMBR_MSK1_Pos (7U)
  9969. #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
  9970. #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
  9971. #define RTC_ALRMBR_ST_Pos (4U)
  9972. #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
  9973. #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
  9974. #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
  9975. #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
  9976. #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
  9977. #define RTC_ALRMBR_SU_Pos (0U)
  9978. #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
  9979. #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
  9980. #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
  9981. #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
  9982. #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
  9983. #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
  9984. /******************** Bits definition for RTC_WPR register ******************/
  9985. #define RTC_WPR_KEY_Pos (0U)
  9986. #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
  9987. #define RTC_WPR_KEY RTC_WPR_KEY_Msk
  9988. /******************** Bits definition for RTC_SSR register ******************/
  9989. #define RTC_SSR_SS_Pos (0U)
  9990. #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
  9991. #define RTC_SSR_SS RTC_SSR_SS_Msk
  9992. /******************** Bits definition for RTC_SHIFTR register ***************/
  9993. #define RTC_SHIFTR_SUBFS_Pos (0U)
  9994. #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
  9995. #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
  9996. #define RTC_SHIFTR_ADD1S_Pos (31U)
  9997. #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
  9998. #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
  9999. /******************** Bits definition for RTC_TSTR register *****************/
  10000. #define RTC_TSTR_PM_Pos (22U)
  10001. #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
  10002. #define RTC_TSTR_PM RTC_TSTR_PM_Msk
  10003. #define RTC_TSTR_HT_Pos (20U)
  10004. #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
  10005. #define RTC_TSTR_HT RTC_TSTR_HT_Msk
  10006. #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
  10007. #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
  10008. #define RTC_TSTR_HU_Pos (16U)
  10009. #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
  10010. #define RTC_TSTR_HU RTC_TSTR_HU_Msk
  10011. #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
  10012. #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
  10013. #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
  10014. #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
  10015. #define RTC_TSTR_MNT_Pos (12U)
  10016. #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
  10017. #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
  10018. #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
  10019. #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
  10020. #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
  10021. #define RTC_TSTR_MNU_Pos (8U)
  10022. #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
  10023. #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
  10024. #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
  10025. #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
  10026. #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
  10027. #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
  10028. #define RTC_TSTR_ST_Pos (4U)
  10029. #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
  10030. #define RTC_TSTR_ST RTC_TSTR_ST_Msk
  10031. #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
  10032. #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
  10033. #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
  10034. #define RTC_TSTR_SU_Pos (0U)
  10035. #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
  10036. #define RTC_TSTR_SU RTC_TSTR_SU_Msk
  10037. #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
  10038. #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
  10039. #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
  10040. #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
  10041. /******************** Bits definition for RTC_TSDR register *****************/
  10042. #define RTC_TSDR_WDU_Pos (13U)
  10043. #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
  10044. #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
  10045. #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
  10046. #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
  10047. #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
  10048. #define RTC_TSDR_MT_Pos (12U)
  10049. #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
  10050. #define RTC_TSDR_MT RTC_TSDR_MT_Msk
  10051. #define RTC_TSDR_MU_Pos (8U)
  10052. #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
  10053. #define RTC_TSDR_MU RTC_TSDR_MU_Msk
  10054. #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
  10055. #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
  10056. #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
  10057. #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
  10058. #define RTC_TSDR_DT_Pos (4U)
  10059. #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
  10060. #define RTC_TSDR_DT RTC_TSDR_DT_Msk
  10061. #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
  10062. #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
  10063. #define RTC_TSDR_DU_Pos (0U)
  10064. #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
  10065. #define RTC_TSDR_DU RTC_TSDR_DU_Msk
  10066. #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
  10067. #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
  10068. #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
  10069. #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
  10070. /******************** Bits definition for RTC_TSSSR register ****************/
  10071. #define RTC_TSSSR_SS_Pos (0U)
  10072. #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
  10073. #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
  10074. /******************** Bits definition for RTC_CAL register *****************/
  10075. #define RTC_CALR_CALP_Pos (15U)
  10076. #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
  10077. #define RTC_CALR_CALP RTC_CALR_CALP_Msk
  10078. #define RTC_CALR_CALW8_Pos (14U)
  10079. #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
  10080. #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
  10081. #define RTC_CALR_CALW16_Pos (13U)
  10082. #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
  10083. #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
  10084. #define RTC_CALR_CALM_Pos (0U)
  10085. #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
  10086. #define RTC_CALR_CALM RTC_CALR_CALM_Msk
  10087. #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
  10088. #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
  10089. #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
  10090. #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
  10091. #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
  10092. #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
  10093. #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
  10094. #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
  10095. #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
  10096. /******************** Bits definition for RTC_TAFCR register ****************/
  10097. #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
  10098. #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */
  10099. #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
  10100. #define RTC_TAFCR_TSINSEL_Pos (17U)
  10101. #define RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */
  10102. #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
  10103. #define RTC_TAFCR_TAMP1INSEL_Pos (16U)
  10104. #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
  10105. #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
  10106. #define RTC_TAFCR_TAMPPUDIS_Pos (15U)
  10107. #define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
  10108. #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
  10109. #define RTC_TAFCR_TAMPPRCH_Pos (13U)
  10110. #define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
  10111. #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
  10112. #define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
  10113. #define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
  10114. #define RTC_TAFCR_TAMPFLT_Pos (11U)
  10115. #define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
  10116. #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
  10117. #define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
  10118. #define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
  10119. #define RTC_TAFCR_TAMPFREQ_Pos (8U)
  10120. #define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
  10121. #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
  10122. #define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
  10123. #define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
  10124. #define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
  10125. #define RTC_TAFCR_TAMPTS_Pos (7U)
  10126. #define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
  10127. #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
  10128. #define RTC_TAFCR_TAMP2TRG_Pos (4U)
  10129. #define RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */
  10130. #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
  10131. #define RTC_TAFCR_TAMP2E_Pos (3U)
  10132. #define RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */
  10133. #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
  10134. #define RTC_TAFCR_TAMPIE_Pos (2U)
  10135. #define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
  10136. #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
  10137. #define RTC_TAFCR_TAMP1TRG_Pos (1U)
  10138. #define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
  10139. #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
  10140. #define RTC_TAFCR_TAMP1E_Pos (0U)
  10141. #define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
  10142. #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
  10143. /* Legacy defines */
  10144. #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
  10145. /******************** Bits definition for RTC_ALRMASSR register *************/
  10146. #define RTC_ALRMASSR_MASKSS_Pos (24U)
  10147. #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
  10148. #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
  10149. #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
  10150. #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
  10151. #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
  10152. #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
  10153. #define RTC_ALRMASSR_SS_Pos (0U)
  10154. #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
  10155. #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
  10156. /******************** Bits definition for RTC_ALRMBSSR register *************/
  10157. #define RTC_ALRMBSSR_MASKSS_Pos (24U)
  10158. #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
  10159. #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
  10160. #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
  10161. #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
  10162. #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
  10163. #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
  10164. #define RTC_ALRMBSSR_SS_Pos (0U)
  10165. #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
  10166. #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
  10167. /******************** Bits definition for RTC_BKP0R register ****************/
  10168. #define RTC_BKP0R_Pos (0U)
  10169. #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */
  10170. #define RTC_BKP0R RTC_BKP0R_Msk
  10171. /******************** Bits definition for RTC_BKP1R register ****************/
  10172. #define RTC_BKP1R_Pos (0U)
  10173. #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */
  10174. #define RTC_BKP1R RTC_BKP1R_Msk
  10175. /******************** Bits definition for RTC_BKP2R register ****************/
  10176. #define RTC_BKP2R_Pos (0U)
  10177. #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */
  10178. #define RTC_BKP2R RTC_BKP2R_Msk
  10179. /******************** Bits definition for RTC_BKP3R register ****************/
  10180. #define RTC_BKP3R_Pos (0U)
  10181. #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */
  10182. #define RTC_BKP3R RTC_BKP3R_Msk
  10183. /******************** Bits definition for RTC_BKP4R register ****************/
  10184. #define RTC_BKP4R_Pos (0U)
  10185. #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */
  10186. #define RTC_BKP4R RTC_BKP4R_Msk
  10187. /******************** Bits definition for RTC_BKP5R register ****************/
  10188. #define RTC_BKP5R_Pos (0U)
  10189. #define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */
  10190. #define RTC_BKP5R RTC_BKP5R_Msk
  10191. /******************** Bits definition for RTC_BKP6R register ****************/
  10192. #define RTC_BKP6R_Pos (0U)
  10193. #define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */
  10194. #define RTC_BKP6R RTC_BKP6R_Msk
  10195. /******************** Bits definition for RTC_BKP7R register ****************/
  10196. #define RTC_BKP7R_Pos (0U)
  10197. #define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */
  10198. #define RTC_BKP7R RTC_BKP7R_Msk
  10199. /******************** Bits definition for RTC_BKP8R register ****************/
  10200. #define RTC_BKP8R_Pos (0U)
  10201. #define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */
  10202. #define RTC_BKP8R RTC_BKP8R_Msk
  10203. /******************** Bits definition for RTC_BKP9R register ****************/
  10204. #define RTC_BKP9R_Pos (0U)
  10205. #define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */
  10206. #define RTC_BKP9R RTC_BKP9R_Msk
  10207. /******************** Bits definition for RTC_BKP10R register ***************/
  10208. #define RTC_BKP10R_Pos (0U)
  10209. #define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */
  10210. #define RTC_BKP10R RTC_BKP10R_Msk
  10211. /******************** Bits definition for RTC_BKP11R register ***************/
  10212. #define RTC_BKP11R_Pos (0U)
  10213. #define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */
  10214. #define RTC_BKP11R RTC_BKP11R_Msk
  10215. /******************** Bits definition for RTC_BKP12R register ***************/
  10216. #define RTC_BKP12R_Pos (0U)
  10217. #define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */
  10218. #define RTC_BKP12R RTC_BKP12R_Msk
  10219. /******************** Bits definition for RTC_BKP13R register ***************/
  10220. #define RTC_BKP13R_Pos (0U)
  10221. #define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */
  10222. #define RTC_BKP13R RTC_BKP13R_Msk
  10223. /******************** Bits definition for RTC_BKP14R register ***************/
  10224. #define RTC_BKP14R_Pos (0U)
  10225. #define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */
  10226. #define RTC_BKP14R RTC_BKP14R_Msk
  10227. /******************** Bits definition for RTC_BKP15R register ***************/
  10228. #define RTC_BKP15R_Pos (0U)
  10229. #define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */
  10230. #define RTC_BKP15R RTC_BKP15R_Msk
  10231. /******************** Bits definition for RTC_BKP16R register ***************/
  10232. #define RTC_BKP16R_Pos (0U)
  10233. #define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */
  10234. #define RTC_BKP16R RTC_BKP16R_Msk
  10235. /******************** Bits definition for RTC_BKP17R register ***************/
  10236. #define RTC_BKP17R_Pos (0U)
  10237. #define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */
  10238. #define RTC_BKP17R RTC_BKP17R_Msk
  10239. /******************** Bits definition for RTC_BKP18R register ***************/
  10240. #define RTC_BKP18R_Pos (0U)
  10241. #define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */
  10242. #define RTC_BKP18R RTC_BKP18R_Msk
  10243. /******************** Bits definition for RTC_BKP19R register ***************/
  10244. #define RTC_BKP19R_Pos (0U)
  10245. #define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */
  10246. #define RTC_BKP19R RTC_BKP19R_Msk
  10247. /******************** Number of backup registers ******************************/
  10248. #define RTC_BKP_NUMBER 0x000000014U
  10249. /******************************************************************************/
  10250. /* */
  10251. /* SD host Interface */
  10252. /* */
  10253. /******************************************************************************/
  10254. /****************** Bit definition for SDIO_POWER register ******************/
  10255. #define SDIO_POWER_PWRCTRL_Pos (0U)
  10256. #define SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
  10257. #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
  10258. #define SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
  10259. #define SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
  10260. /****************** Bit definition for SDIO_CLKCR register ******************/
  10261. #define SDIO_CLKCR_CLKDIV_Pos (0U)
  10262. #define SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
  10263. #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
  10264. #define SDIO_CLKCR_CLKEN_Pos (8U)
  10265. #define SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
  10266. #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */
  10267. #define SDIO_CLKCR_PWRSAV_Pos (9U)
  10268. #define SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
  10269. #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
  10270. #define SDIO_CLKCR_BYPASS_Pos (10U)
  10271. #define SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
  10272. #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
  10273. #define SDIO_CLKCR_WIDBUS_Pos (11U)
  10274. #define SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
  10275. #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
  10276. #define SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
  10277. #define SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
  10278. #define SDIO_CLKCR_NEGEDGE_Pos (13U)
  10279. #define SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
  10280. #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */
  10281. #define SDIO_CLKCR_HWFC_EN_Pos (14U)
  10282. #define SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
  10283. #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
  10284. /******************* Bit definition for SDIO_ARG register *******************/
  10285. #define SDIO_ARG_CMDARG_Pos (0U)
  10286. #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
  10287. #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */
  10288. /******************* Bit definition for SDIO_CMD register *******************/
  10289. #define SDIO_CMD_CMDINDEX_Pos (0U)
  10290. #define SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
  10291. #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */
  10292. #define SDIO_CMD_WAITRESP_Pos (6U)
  10293. #define SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
  10294. #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
  10295. #define SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
  10296. #define SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
  10297. #define SDIO_CMD_WAITINT_Pos (8U)
  10298. #define SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
  10299. #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
  10300. #define SDIO_CMD_WAITPEND_Pos (9U)
  10301. #define SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
  10302. #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
  10303. #define SDIO_CMD_CPSMEN_Pos (10U)
  10304. #define SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
  10305. #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
  10306. #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
  10307. #define SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
  10308. #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
  10309. #define SDIO_CMD_ENCMDCOMPL_Pos (12U)
  10310. #define SDIO_CMD_ENCMDCOMPL_Msk (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos) /*!< 0x00001000 */
  10311. #define SDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk /*!<Enable CMD completion */
  10312. #define SDIO_CMD_NIEN_Pos (13U)
  10313. #define SDIO_CMD_NIEN_Msk (0x1UL << SDIO_CMD_NIEN_Pos) /*!< 0x00002000 */
  10314. #define SDIO_CMD_NIEN SDIO_CMD_NIEN_Msk /*!<Not Interrupt Enable */
  10315. #define SDIO_CMD_CEATACMD_Pos (14U)
  10316. #define SDIO_CMD_CEATACMD_Msk (0x1UL << SDIO_CMD_CEATACMD_Pos) /*!< 0x00004000 */
  10317. #define SDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk /*!<CE-ATA command */
  10318. /***************** Bit definition for SDIO_RESPCMD register *****************/
  10319. #define SDIO_RESPCMD_RESPCMD_Pos (0U)
  10320. #define SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
  10321. #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */
  10322. /****************** Bit definition for SDIO_RESP0 register ******************/
  10323. #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
  10324. #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
  10325. #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */
  10326. /****************** Bit definition for SDIO_RESP1 register ******************/
  10327. #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
  10328. #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
  10329. #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */
  10330. /****************** Bit definition for SDIO_RESP2 register ******************/
  10331. #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
  10332. #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
  10333. #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */
  10334. /****************** Bit definition for SDIO_RESP3 register ******************/
  10335. #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
  10336. #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
  10337. #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */
  10338. /****************** Bit definition for SDIO_RESP4 register ******************/
  10339. #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
  10340. #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
  10341. #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */
  10342. /****************** Bit definition for SDIO_DTIMER register *****************/
  10343. #define SDIO_DTIMER_DATATIME_Pos (0U)
  10344. #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
  10345. #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */
  10346. /****************** Bit definition for SDIO_DLEN register *******************/
  10347. #define SDIO_DLEN_DATALENGTH_Pos (0U)
  10348. #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
  10349. #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */
  10350. /****************** Bit definition for SDIO_DCTRL register ******************/
  10351. #define SDIO_DCTRL_DTEN_Pos (0U)
  10352. #define SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
  10353. #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
  10354. #define SDIO_DCTRL_DTDIR_Pos (1U)
  10355. #define SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
  10356. #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
  10357. #define SDIO_DCTRL_DTMODE_Pos (2U)
  10358. #define SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
  10359. #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
  10360. #define SDIO_DCTRL_DMAEN_Pos (3U)
  10361. #define SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
  10362. #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
  10363. #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
  10364. #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
  10365. #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
  10366. #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
  10367. #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
  10368. #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
  10369. #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
  10370. #define SDIO_DCTRL_RWSTART_Pos (8U)
  10371. #define SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
  10372. #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */
  10373. #define SDIO_DCTRL_RWSTOP_Pos (9U)
  10374. #define SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
  10375. #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */
  10376. #define SDIO_DCTRL_RWMOD_Pos (10U)
  10377. #define SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
  10378. #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */
  10379. #define SDIO_DCTRL_SDIOEN_Pos (11U)
  10380. #define SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
  10381. #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
  10382. /****************** Bit definition for SDIO_DCOUNT register *****************/
  10383. #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
  10384. #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
  10385. #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */
  10386. /****************** Bit definition for SDIO_STA register ********************/
  10387. #define SDIO_STA_CCRCFAIL_Pos (0U)
  10388. #define SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
  10389. #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
  10390. #define SDIO_STA_DCRCFAIL_Pos (1U)
  10391. #define SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
  10392. #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
  10393. #define SDIO_STA_CTIMEOUT_Pos (2U)
  10394. #define SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
  10395. #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */
  10396. #define SDIO_STA_DTIMEOUT_Pos (3U)
  10397. #define SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
  10398. #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */
  10399. #define SDIO_STA_TXUNDERR_Pos (4U)
  10400. #define SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
  10401. #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
  10402. #define SDIO_STA_RXOVERR_Pos (5U)
  10403. #define SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
  10404. #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
  10405. #define SDIO_STA_CMDREND_Pos (6U)
  10406. #define SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
  10407. #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
  10408. #define SDIO_STA_CMDSENT_Pos (7U)
  10409. #define SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
  10410. #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */
  10411. #define SDIO_STA_DATAEND_Pos (8U)
  10412. #define SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
  10413. #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
  10414. #define SDIO_STA_STBITERR_Pos (9U)
  10415. #define SDIO_STA_STBITERR_Msk (0x1UL << SDIO_STA_STBITERR_Pos) /*!< 0x00000200 */
  10416. #define SDIO_STA_STBITERR SDIO_STA_STBITERR_Msk /*!<Start bit not detected on all data signals in wide bus mode */
  10417. #define SDIO_STA_DBCKEND_Pos (10U)
  10418. #define SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
  10419. #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
  10420. #define SDIO_STA_CMDACT_Pos (11U)
  10421. #define SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
  10422. #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */
  10423. #define SDIO_STA_TXACT_Pos (12U)
  10424. #define SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
  10425. #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */
  10426. #define SDIO_STA_RXACT_Pos (13U)
  10427. #define SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
  10428. #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */
  10429. #define SDIO_STA_TXFIFOHE_Pos (14U)
  10430. #define SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
  10431. #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
  10432. #define SDIO_STA_RXFIFOHF_Pos (15U)
  10433. #define SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
  10434. #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
  10435. #define SDIO_STA_TXFIFOF_Pos (16U)
  10436. #define SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
  10437. #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
  10438. #define SDIO_STA_RXFIFOF_Pos (17U)
  10439. #define SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
  10440. #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */
  10441. #define SDIO_STA_TXFIFOE_Pos (18U)
  10442. #define SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
  10443. #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
  10444. #define SDIO_STA_RXFIFOE_Pos (19U)
  10445. #define SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
  10446. #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
  10447. #define SDIO_STA_TXDAVL_Pos (20U)
  10448. #define SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
  10449. #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
  10450. #define SDIO_STA_RXDAVL_Pos (21U)
  10451. #define SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
  10452. #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
  10453. #define SDIO_STA_SDIOIT_Pos (22U)
  10454. #define SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
  10455. #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */
  10456. #define SDIO_STA_CEATAEND_Pos (23U)
  10457. #define SDIO_STA_CEATAEND_Msk (0x1UL << SDIO_STA_CEATAEND_Pos) /*!< 0x00800000 */
  10458. #define SDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk /*!<CE-ATA command completion signal received for CMD61 */
  10459. /******************* Bit definition for SDIO_ICR register *******************/
  10460. #define SDIO_ICR_CCRCFAILC_Pos (0U)
  10461. #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
  10462. #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
  10463. #define SDIO_ICR_DCRCFAILC_Pos (1U)
  10464. #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
  10465. #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
  10466. #define SDIO_ICR_CTIMEOUTC_Pos (2U)
  10467. #define SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
  10468. #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
  10469. #define SDIO_ICR_DTIMEOUTC_Pos (3U)
  10470. #define SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
  10471. #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
  10472. #define SDIO_ICR_TXUNDERRC_Pos (4U)
  10473. #define SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
  10474. #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
  10475. #define SDIO_ICR_RXOVERRC_Pos (5U)
  10476. #define SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
  10477. #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
  10478. #define SDIO_ICR_CMDRENDC_Pos (6U)
  10479. #define SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
  10480. #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
  10481. #define SDIO_ICR_CMDSENTC_Pos (7U)
  10482. #define SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
  10483. #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
  10484. #define SDIO_ICR_DATAENDC_Pos (8U)
  10485. #define SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
  10486. #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
  10487. #define SDIO_ICR_STBITERRC_Pos (9U)
  10488. #define SDIO_ICR_STBITERRC_Msk (0x1UL << SDIO_ICR_STBITERRC_Pos) /*!< 0x00000200 */
  10489. #define SDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk /*!<STBITERR flag clear bit */
  10490. #define SDIO_ICR_DBCKENDC_Pos (10U)
  10491. #define SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
  10492. #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
  10493. #define SDIO_ICR_SDIOITC_Pos (22U)
  10494. #define SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
  10495. #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
  10496. #define SDIO_ICR_CEATAENDC_Pos (23U)
  10497. #define SDIO_ICR_CEATAENDC_Msk (0x1UL << SDIO_ICR_CEATAENDC_Pos) /*!< 0x00800000 */
  10498. #define SDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk /*!<CEATAEND flag clear bit */
  10499. /****************** Bit definition for SDIO_MASK register *******************/
  10500. #define SDIO_MASK_CCRCFAILIE_Pos (0U)
  10501. #define SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
  10502. #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
  10503. #define SDIO_MASK_DCRCFAILIE_Pos (1U)
  10504. #define SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
  10505. #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
  10506. #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
  10507. #define SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
  10508. #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
  10509. #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
  10510. #define SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
  10511. #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
  10512. #define SDIO_MASK_TXUNDERRIE_Pos (4U)
  10513. #define SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
  10514. #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
  10515. #define SDIO_MASK_RXOVERRIE_Pos (5U)
  10516. #define SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
  10517. #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
  10518. #define SDIO_MASK_CMDRENDIE_Pos (6U)
  10519. #define SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
  10520. #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
  10521. #define SDIO_MASK_CMDSENTIE_Pos (7U)
  10522. #define SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
  10523. #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
  10524. #define SDIO_MASK_DATAENDIE_Pos (8U)
  10525. #define SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
  10526. #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
  10527. #define SDIO_MASK_STBITERRIE_Pos (9U)
  10528. #define SDIO_MASK_STBITERRIE_Msk (0x1UL << SDIO_MASK_STBITERRIE_Pos) /*!< 0x00000200 */
  10529. #define SDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk /*!<Start Bit Error Interrupt Enable */
  10530. #define SDIO_MASK_DBCKENDIE_Pos (10U)
  10531. #define SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
  10532. #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
  10533. #define SDIO_MASK_CMDACTIE_Pos (11U)
  10534. #define SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
  10535. #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
  10536. #define SDIO_MASK_TXACTIE_Pos (12U)
  10537. #define SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
  10538. #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
  10539. #define SDIO_MASK_RXACTIE_Pos (13U)
  10540. #define SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
  10541. #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
  10542. #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
  10543. #define SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
  10544. #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
  10545. #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
  10546. #define SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
  10547. #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
  10548. #define SDIO_MASK_TXFIFOFIE_Pos (16U)
  10549. #define SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
  10550. #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
  10551. #define SDIO_MASK_RXFIFOFIE_Pos (17U)
  10552. #define SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
  10553. #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
  10554. #define SDIO_MASK_TXFIFOEIE_Pos (18U)
  10555. #define SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
  10556. #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
  10557. #define SDIO_MASK_RXFIFOEIE_Pos (19U)
  10558. #define SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
  10559. #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
  10560. #define SDIO_MASK_TXDAVLIE_Pos (20U)
  10561. #define SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
  10562. #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
  10563. #define SDIO_MASK_RXDAVLIE_Pos (21U)
  10564. #define SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
  10565. #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
  10566. #define SDIO_MASK_SDIOITIE_Pos (22U)
  10567. #define SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
  10568. #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
  10569. #define SDIO_MASK_CEATAENDIE_Pos (23U)
  10570. #define SDIO_MASK_CEATAENDIE_Msk (0x1UL << SDIO_MASK_CEATAENDIE_Pos) /*!< 0x00800000 */
  10571. #define SDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk /*!<CE-ATA command completion signal received Interrupt Enable */
  10572. /***************** Bit definition for SDIO_FIFOCNT register *****************/
  10573. #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
  10574. #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
  10575. #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
  10576. /****************** Bit definition for SDIO_FIFO register *******************/
  10577. #define SDIO_FIFO_FIFODATA_Pos (0U)
  10578. #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
  10579. #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
  10580. /******************************************************************************/
  10581. /* */
  10582. /* Serial Peripheral Interface */
  10583. /* */
  10584. /******************************************************************************/
  10585. #define SPI_I2S_FULLDUPLEX_SUPPORT /*!< I2S Full-Duplex support */
  10586. /******************* Bit definition for SPI_CR1 register ********************/
  10587. #define SPI_CR1_CPHA_Pos (0U)
  10588. #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
  10589. #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
  10590. #define SPI_CR1_CPOL_Pos (1U)
  10591. #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
  10592. #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
  10593. #define SPI_CR1_MSTR_Pos (2U)
  10594. #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
  10595. #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
  10596. #define SPI_CR1_BR_Pos (3U)
  10597. #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */
  10598. #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
  10599. #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */
  10600. #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */
  10601. #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */
  10602. #define SPI_CR1_SPE_Pos (6U)
  10603. #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
  10604. #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
  10605. #define SPI_CR1_LSBFIRST_Pos (7U)
  10606. #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
  10607. #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
  10608. #define SPI_CR1_SSI_Pos (8U)
  10609. #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
  10610. #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
  10611. #define SPI_CR1_SSM_Pos (9U)
  10612. #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
  10613. #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
  10614. #define SPI_CR1_RXONLY_Pos (10U)
  10615. #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
  10616. #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
  10617. #define SPI_CR1_DFF_Pos (11U)
  10618. #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
  10619. #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */
  10620. #define SPI_CR1_CRCNEXT_Pos (12U)
  10621. #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
  10622. #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
  10623. #define SPI_CR1_CRCEN_Pos (13U)
  10624. #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
  10625. #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
  10626. #define SPI_CR1_BIDIOE_Pos (14U)
  10627. #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
  10628. #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
  10629. #define SPI_CR1_BIDIMODE_Pos (15U)
  10630. #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
  10631. #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
  10632. /******************* Bit definition for SPI_CR2 register ********************/
  10633. #define SPI_CR2_RXDMAEN_Pos (0U)
  10634. #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
  10635. #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */
  10636. #define SPI_CR2_TXDMAEN_Pos (1U)
  10637. #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
  10638. #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */
  10639. #define SPI_CR2_SSOE_Pos (2U)
  10640. #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
  10641. #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */
  10642. #define SPI_CR2_FRF_Pos (4U)
  10643. #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
  10644. #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */
  10645. #define SPI_CR2_ERRIE_Pos (5U)
  10646. #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
  10647. #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */
  10648. #define SPI_CR2_RXNEIE_Pos (6U)
  10649. #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
  10650. #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */
  10651. #define SPI_CR2_TXEIE_Pos (7U)
  10652. #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
  10653. #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */
  10654. /******************** Bit definition for SPI_SR register ********************/
  10655. #define SPI_SR_RXNE_Pos (0U)
  10656. #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
  10657. #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */
  10658. #define SPI_SR_TXE_Pos (1U)
  10659. #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */
  10660. #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */
  10661. #define SPI_SR_CHSIDE_Pos (2U)
  10662. #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
  10663. #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */
  10664. #define SPI_SR_UDR_Pos (3U)
  10665. #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */
  10666. #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */
  10667. #define SPI_SR_CRCERR_Pos (4U)
  10668. #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
  10669. #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */
  10670. #define SPI_SR_MODF_Pos (5U)
  10671. #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */
  10672. #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */
  10673. #define SPI_SR_OVR_Pos (6U)
  10674. #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
  10675. #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */
  10676. #define SPI_SR_BSY_Pos (7U)
  10677. #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */
  10678. #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */
  10679. #define SPI_SR_FRE_Pos (8U)
  10680. #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */
  10681. #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */
  10682. /******************** Bit definition for SPI_DR register ********************/
  10683. #define SPI_DR_DR_Pos (0U)
  10684. #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
  10685. #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
  10686. /******************* Bit definition for SPI_CRCPR register ******************/
  10687. #define SPI_CRCPR_CRCPOLY_Pos (0U)
  10688. #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
  10689. #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
  10690. /****************** Bit definition for SPI_RXCRCR register ******************/
  10691. #define SPI_RXCRCR_RXCRC_Pos (0U)
  10692. #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
  10693. #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
  10694. /****************** Bit definition for SPI_TXCRCR register ******************/
  10695. #define SPI_TXCRCR_TXCRC_Pos (0U)
  10696. #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
  10697. #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
  10698. /****************** Bit definition for SPI_I2SCFGR register *****************/
  10699. #define SPI_I2SCFGR_CHLEN_Pos (0U)
  10700. #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
  10701. #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
  10702. #define SPI_I2SCFGR_DATLEN_Pos (1U)
  10703. #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
  10704. #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
  10705. #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
  10706. #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
  10707. #define SPI_I2SCFGR_CKPOL_Pos (3U)
  10708. #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
  10709. #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
  10710. #define SPI_I2SCFGR_I2SSTD_Pos (4U)
  10711. #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
  10712. #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
  10713. #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
  10714. #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
  10715. #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
  10716. #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
  10717. #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
  10718. #define SPI_I2SCFGR_I2SCFG_Pos (8U)
  10719. #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
  10720. #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
  10721. #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
  10722. #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
  10723. #define SPI_I2SCFGR_I2SE_Pos (10U)
  10724. #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
  10725. #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
  10726. #define SPI_I2SCFGR_I2SMOD_Pos (11U)
  10727. #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
  10728. #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
  10729. /****************** Bit definition for SPI_I2SPR register *******************/
  10730. #define SPI_I2SPR_I2SDIV_Pos (0U)
  10731. #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
  10732. #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
  10733. #define SPI_I2SPR_ODD_Pos (8U)
  10734. #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
  10735. #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
  10736. #define SPI_I2SPR_MCKOE_Pos (9U)
  10737. #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
  10738. #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
  10739. /******************************************************************************/
  10740. /* */
  10741. /* SYSCFG */
  10742. /* */
  10743. /******************************************************************************/
  10744. /****************** Bit definition for SYSCFG_MEMRMP register ***************/
  10745. #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
  10746. #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
  10747. #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
  10748. #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
  10749. #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
  10750. /****************** Bit definition for SYSCFG_PMC register ******************/
  10751. #define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)
  10752. #define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos) /*!< 0x00800000 */
  10753. #define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk /*!<Ethernet PHY interface selection */
  10754. /* Old MII_RMII_SEL bit definition, maintained for legacy purpose */
  10755. #define SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL
  10756. /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
  10757. #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
  10758. #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
  10759. #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
  10760. #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
  10761. #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
  10762. #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
  10763. #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
  10764. #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
  10765. #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
  10766. #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
  10767. #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
  10768. #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
  10769. /**
  10770. * @brief EXTI0 configuration
  10771. */
  10772. #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */
  10773. #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */
  10774. #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */
  10775. #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */
  10776. #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */
  10777. #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */
  10778. #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */
  10779. #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */
  10780. #define SYSCFG_EXTICR1_EXTI0_PI 0x0008U /*!<PI[0] pin */
  10781. /**
  10782. * @brief EXTI1 configuration
  10783. */
  10784. #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */
  10785. #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */
  10786. #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */
  10787. #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */
  10788. #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */
  10789. #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */
  10790. #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */
  10791. #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */
  10792. #define SYSCFG_EXTICR1_EXTI1_PI 0x0080U /*!<PI[1] pin */
  10793. /**
  10794. * @brief EXTI2 configuration
  10795. */
  10796. #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */
  10797. #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */
  10798. #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */
  10799. #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */
  10800. #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */
  10801. #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */
  10802. #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */
  10803. #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */
  10804. #define SYSCFG_EXTICR1_EXTI2_PI 0x0800U /*!<PI[2] pin */
  10805. /**
  10806. * @brief EXTI3 configuration
  10807. */
  10808. #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */
  10809. #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */
  10810. #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */
  10811. #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */
  10812. #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */
  10813. #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */
  10814. #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */
  10815. #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */
  10816. #define SYSCFG_EXTICR1_EXTI3_PI 0x8000U /*!<PI[3] pin */
  10817. /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
  10818. #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
  10819. #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
  10820. #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
  10821. #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
  10822. #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
  10823. #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
  10824. #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
  10825. #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
  10826. #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
  10827. #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
  10828. #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
  10829. #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
  10830. /**
  10831. * @brief EXTI4 configuration
  10832. */
  10833. #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */
  10834. #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */
  10835. #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */
  10836. #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */
  10837. #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */
  10838. #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */
  10839. #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */
  10840. #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */
  10841. #define SYSCFG_EXTICR2_EXTI4_PI 0x0008U /*!<PI[4] pin */
  10842. /**
  10843. * @brief EXTI5 configuration
  10844. */
  10845. #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */
  10846. #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */
  10847. #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */
  10848. #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */
  10849. #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */
  10850. #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */
  10851. #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */
  10852. #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */
  10853. #define SYSCFG_EXTICR2_EXTI5_PI 0x0080U /*!<PI[5] pin */
  10854. /**
  10855. * @brief EXTI6 configuration
  10856. */
  10857. #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */
  10858. #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */
  10859. #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */
  10860. #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */
  10861. #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */
  10862. #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */
  10863. #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */
  10864. #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */
  10865. #define SYSCFG_EXTICR2_EXTI6_PI 0x0800U /*!<PI[6] pin */
  10866. /**
  10867. * @brief EXTI7 configuration
  10868. */
  10869. #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */
  10870. #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */
  10871. #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */
  10872. #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */
  10873. #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */
  10874. #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */
  10875. #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */
  10876. #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */
  10877. #define SYSCFG_EXTICR2_EXTI7_PI 0x8000U /*!<PI[7] pin */
  10878. /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
  10879. #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
  10880. #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
  10881. #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
  10882. #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
  10883. #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
  10884. #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
  10885. #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
  10886. #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
  10887. #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
  10888. #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
  10889. #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
  10890. #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
  10891. /**
  10892. * @brief EXTI8 configuration
  10893. */
  10894. #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */
  10895. #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */
  10896. #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */
  10897. #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */
  10898. #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */
  10899. #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */
  10900. #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */
  10901. #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */
  10902. #define SYSCFG_EXTICR3_EXTI8_PI 0x0008U /*!<PI[8] pin */
  10903. /**
  10904. * @brief EXTI9 configuration
  10905. */
  10906. #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */
  10907. #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */
  10908. #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */
  10909. #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */
  10910. #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */
  10911. #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */
  10912. #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */
  10913. #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */
  10914. #define SYSCFG_EXTICR3_EXTI9_PI 0x0080U /*!<PI[9] pin */
  10915. /**
  10916. * @brief EXTI10 configuration
  10917. */
  10918. #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */
  10919. #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */
  10920. #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */
  10921. #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */
  10922. #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */
  10923. #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */
  10924. #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */
  10925. #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */
  10926. #define SYSCFG_EXTICR3_EXTI10_PI 0x0800U /*!<PI[10] pin */
  10927. /**
  10928. * @brief EXTI11 configuration
  10929. */
  10930. #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */
  10931. #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */
  10932. #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */
  10933. #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */
  10934. #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */
  10935. #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */
  10936. #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */
  10937. #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */
  10938. #define SYSCFG_EXTICR3_EXTI11_PI 0x8000U /*!<PI[11] pin */
  10939. /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
  10940. #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
  10941. #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
  10942. #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
  10943. #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
  10944. #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
  10945. #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
  10946. #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
  10947. #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
  10948. #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
  10949. #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
  10950. #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
  10951. #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
  10952. /**
  10953. * @brief EXTI12 configuration
  10954. */
  10955. #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */
  10956. #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */
  10957. #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */
  10958. #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */
  10959. #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */
  10960. #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */
  10961. #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */
  10962. #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */
  10963. /**
  10964. * @brief EXTI13 configuration
  10965. */
  10966. #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */
  10967. #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */
  10968. #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */
  10969. #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */
  10970. #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */
  10971. #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */
  10972. #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */
  10973. #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */
  10974. /**
  10975. * @brief EXTI14 configuration
  10976. */
  10977. #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */
  10978. #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */
  10979. #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */
  10980. #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */
  10981. #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */
  10982. #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */
  10983. #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */
  10984. #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */
  10985. /**
  10986. * @brief EXTI15 configuration
  10987. */
  10988. #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */
  10989. #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */
  10990. #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */
  10991. #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */
  10992. #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */
  10993. #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */
  10994. #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */
  10995. #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */
  10996. /****************** Bit definition for SYSCFG_CMPCR register ****************/
  10997. #define SYSCFG_CMPCR_CMP_PD_Pos (0U)
  10998. #define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
  10999. #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */
  11000. #define SYSCFG_CMPCR_READY_Pos (8U)
  11001. #define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */
  11002. #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */
  11003. /******************************************************************************/
  11004. /* */
  11005. /* TIM */
  11006. /* */
  11007. /******************************************************************************/
  11008. /******************* Bit definition for TIM_CR1 register ********************/
  11009. #define TIM_CR1_CEN_Pos (0U)
  11010. #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
  11011. #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
  11012. #define TIM_CR1_UDIS_Pos (1U)
  11013. #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
  11014. #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
  11015. #define TIM_CR1_URS_Pos (2U)
  11016. #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */
  11017. #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
  11018. #define TIM_CR1_OPM_Pos (3U)
  11019. #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
  11020. #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
  11021. #define TIM_CR1_DIR_Pos (4U)
  11022. #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
  11023. #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
  11024. #define TIM_CR1_CMS_Pos (5U)
  11025. #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
  11026. #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
  11027. #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x0020 */
  11028. #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x0040 */
  11029. #define TIM_CR1_ARPE_Pos (7U)
  11030. #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
  11031. #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
  11032. #define TIM_CR1_CKD_Pos (8U)
  11033. #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
  11034. #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
  11035. #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x0100 */
  11036. #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x0200 */
  11037. /******************* Bit definition for TIM_CR2 register ********************/
  11038. #define TIM_CR2_CCPC_Pos (0U)
  11039. #define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
  11040. #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
  11041. #define TIM_CR2_CCUS_Pos (2U)
  11042. #define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
  11043. #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
  11044. #define TIM_CR2_CCDS_Pos (3U)
  11045. #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
  11046. #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
  11047. #define TIM_CR2_MMS_Pos (4U)
  11048. #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
  11049. #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
  11050. #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x0010 */
  11051. #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x0020 */
  11052. #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x0040 */
  11053. #define TIM_CR2_TI1S_Pos (7U)
  11054. #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
  11055. #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
  11056. #define TIM_CR2_OIS1_Pos (8U)
  11057. #define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
  11058. #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
  11059. #define TIM_CR2_OIS1N_Pos (9U)
  11060. #define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
  11061. #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
  11062. #define TIM_CR2_OIS2_Pos (10U)
  11063. #define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
  11064. #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
  11065. #define TIM_CR2_OIS2N_Pos (11U)
  11066. #define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
  11067. #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
  11068. #define TIM_CR2_OIS3_Pos (12U)
  11069. #define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
  11070. #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
  11071. #define TIM_CR2_OIS3N_Pos (13U)
  11072. #define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
  11073. #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
  11074. #define TIM_CR2_OIS4_Pos (14U)
  11075. #define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
  11076. #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
  11077. /******************* Bit definition for TIM_SMCR register *******************/
  11078. #define TIM_SMCR_SMS_Pos (0U)
  11079. #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
  11080. #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
  11081. #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x0001 */
  11082. #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x0002 */
  11083. #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x0004 */
  11084. #define TIM_SMCR_TS_Pos (4U)
  11085. #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
  11086. #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
  11087. #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x0010 */
  11088. #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x0020 */
  11089. #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x0040 */
  11090. #define TIM_SMCR_MSM_Pos (7U)
  11091. #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
  11092. #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
  11093. #define TIM_SMCR_ETF_Pos (8U)
  11094. #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
  11095. #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
  11096. #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x0100 */
  11097. #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x0200 */
  11098. #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x0400 */
  11099. #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x0800 */
  11100. #define TIM_SMCR_ETPS_Pos (12U)
  11101. #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
  11102. #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
  11103. #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */
  11104. #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */
  11105. #define TIM_SMCR_ECE_Pos (14U)
  11106. #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
  11107. #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
  11108. #define TIM_SMCR_ETP_Pos (15U)
  11109. #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
  11110. #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
  11111. /******************* Bit definition for TIM_DIER register *******************/
  11112. #define TIM_DIER_UIE_Pos (0U)
  11113. #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
  11114. #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
  11115. #define TIM_DIER_CC1IE_Pos (1U)
  11116. #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
  11117. #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
  11118. #define TIM_DIER_CC2IE_Pos (2U)
  11119. #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
  11120. #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
  11121. #define TIM_DIER_CC3IE_Pos (3U)
  11122. #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
  11123. #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
  11124. #define TIM_DIER_CC4IE_Pos (4U)
  11125. #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
  11126. #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
  11127. #define TIM_DIER_COMIE_Pos (5U)
  11128. #define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
  11129. #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
  11130. #define TIM_DIER_TIE_Pos (6U)
  11131. #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
  11132. #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
  11133. #define TIM_DIER_BIE_Pos (7U)
  11134. #define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
  11135. #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
  11136. #define TIM_DIER_UDE_Pos (8U)
  11137. #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
  11138. #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
  11139. #define TIM_DIER_CC1DE_Pos (9U)
  11140. #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
  11141. #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
  11142. #define TIM_DIER_CC2DE_Pos (10U)
  11143. #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
  11144. #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
  11145. #define TIM_DIER_CC3DE_Pos (11U)
  11146. #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
  11147. #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
  11148. #define TIM_DIER_CC4DE_Pos (12U)
  11149. #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
  11150. #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
  11151. #define TIM_DIER_COMDE_Pos (13U)
  11152. #define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
  11153. #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
  11154. #define TIM_DIER_TDE_Pos (14U)
  11155. #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
  11156. #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
  11157. /******************** Bit definition for TIM_SR register ********************/
  11158. #define TIM_SR_UIF_Pos (0U)
  11159. #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */
  11160. #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
  11161. #define TIM_SR_CC1IF_Pos (1U)
  11162. #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
  11163. #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
  11164. #define TIM_SR_CC2IF_Pos (2U)
  11165. #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
  11166. #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
  11167. #define TIM_SR_CC3IF_Pos (3U)
  11168. #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
  11169. #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
  11170. #define TIM_SR_CC4IF_Pos (4U)
  11171. #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
  11172. #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
  11173. #define TIM_SR_COMIF_Pos (5U)
  11174. #define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
  11175. #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
  11176. #define TIM_SR_TIF_Pos (6U)
  11177. #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */
  11178. #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
  11179. #define TIM_SR_BIF_Pos (7U)
  11180. #define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */
  11181. #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
  11182. #define TIM_SR_CC1OF_Pos (9U)
  11183. #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
  11184. #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
  11185. #define TIM_SR_CC2OF_Pos (10U)
  11186. #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
  11187. #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
  11188. #define TIM_SR_CC3OF_Pos (11U)
  11189. #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
  11190. #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
  11191. #define TIM_SR_CC4OF_Pos (12U)
  11192. #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
  11193. #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
  11194. /******************* Bit definition for TIM_EGR register ********************/
  11195. #define TIM_EGR_UG_Pos (0U)
  11196. #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */
  11197. #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
  11198. #define TIM_EGR_CC1G_Pos (1U)
  11199. #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
  11200. #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
  11201. #define TIM_EGR_CC2G_Pos (2U)
  11202. #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
  11203. #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
  11204. #define TIM_EGR_CC3G_Pos (3U)
  11205. #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
  11206. #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
  11207. #define TIM_EGR_CC4G_Pos (4U)
  11208. #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
  11209. #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
  11210. #define TIM_EGR_COMG_Pos (5U)
  11211. #define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
  11212. #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
  11213. #define TIM_EGR_TG_Pos (6U)
  11214. #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */
  11215. #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
  11216. #define TIM_EGR_BG_Pos (7U)
  11217. #define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */
  11218. #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
  11219. /****************** Bit definition for TIM_CCMR1 register *******************/
  11220. #define TIM_CCMR1_CC1S_Pos (0U)
  11221. #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
  11222. #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
  11223. #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */
  11224. #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */
  11225. #define TIM_CCMR1_OC1FE_Pos (2U)
  11226. #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
  11227. #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
  11228. #define TIM_CCMR1_OC1PE_Pos (3U)
  11229. #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
  11230. #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
  11231. #define TIM_CCMR1_OC1M_Pos (4U)
  11232. #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
  11233. #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
  11234. #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */
  11235. #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */
  11236. #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */
  11237. #define TIM_CCMR1_OC1CE_Pos (7U)
  11238. #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
  11239. #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
  11240. #define TIM_CCMR1_CC2S_Pos (8U)
  11241. #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
  11242. #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
  11243. #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */
  11244. #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */
  11245. #define TIM_CCMR1_OC2FE_Pos (10U)
  11246. #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
  11247. #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
  11248. #define TIM_CCMR1_OC2PE_Pos (11U)
  11249. #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
  11250. #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
  11251. #define TIM_CCMR1_OC2M_Pos (12U)
  11252. #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
  11253. #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
  11254. #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */
  11255. #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */
  11256. #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */
  11257. #define TIM_CCMR1_OC2CE_Pos (15U)
  11258. #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
  11259. #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
  11260. /*----------------------------------------------------------------------------*/
  11261. #define TIM_CCMR1_IC1PSC_Pos (2U)
  11262. #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
  11263. #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
  11264. #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */
  11265. #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */
  11266. #define TIM_CCMR1_IC1F_Pos (4U)
  11267. #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
  11268. #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
  11269. #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */
  11270. #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */
  11271. #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */
  11272. #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */
  11273. #define TIM_CCMR1_IC2PSC_Pos (10U)
  11274. #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
  11275. #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
  11276. #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */
  11277. #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */
  11278. #define TIM_CCMR1_IC2F_Pos (12U)
  11279. #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
  11280. #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
  11281. #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */
  11282. #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */
  11283. #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */
  11284. #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */
  11285. /****************** Bit definition for TIM_CCMR2 register *******************/
  11286. #define TIM_CCMR2_CC3S_Pos (0U)
  11287. #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
  11288. #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
  11289. #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */
  11290. #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */
  11291. #define TIM_CCMR2_OC3FE_Pos (2U)
  11292. #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
  11293. #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
  11294. #define TIM_CCMR2_OC3PE_Pos (3U)
  11295. #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
  11296. #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
  11297. #define TIM_CCMR2_OC3M_Pos (4U)
  11298. #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
  11299. #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
  11300. #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */
  11301. #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */
  11302. #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */
  11303. #define TIM_CCMR2_OC3CE_Pos (7U)
  11304. #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
  11305. #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
  11306. #define TIM_CCMR2_CC4S_Pos (8U)
  11307. #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
  11308. #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
  11309. #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */
  11310. #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */
  11311. #define TIM_CCMR2_OC4FE_Pos (10U)
  11312. #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
  11313. #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
  11314. #define TIM_CCMR2_OC4PE_Pos (11U)
  11315. #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
  11316. #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
  11317. #define TIM_CCMR2_OC4M_Pos (12U)
  11318. #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
  11319. #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
  11320. #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */
  11321. #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */
  11322. #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */
  11323. #define TIM_CCMR2_OC4CE_Pos (15U)
  11324. #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
  11325. #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
  11326. /*----------------------------------------------------------------------------*/
  11327. #define TIM_CCMR2_IC3PSC_Pos (2U)
  11328. #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
  11329. #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
  11330. #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */
  11331. #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */
  11332. #define TIM_CCMR2_IC3F_Pos (4U)
  11333. #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
  11334. #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
  11335. #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */
  11336. #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */
  11337. #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */
  11338. #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */
  11339. #define TIM_CCMR2_IC4PSC_Pos (10U)
  11340. #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
  11341. #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
  11342. #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */
  11343. #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */
  11344. #define TIM_CCMR2_IC4F_Pos (12U)
  11345. #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
  11346. #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
  11347. #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */
  11348. #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */
  11349. #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */
  11350. #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */
  11351. /******************* Bit definition for TIM_CCER register *******************/
  11352. #define TIM_CCER_CC1E_Pos (0U)
  11353. #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
  11354. #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
  11355. #define TIM_CCER_CC1P_Pos (1U)
  11356. #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
  11357. #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
  11358. #define TIM_CCER_CC1NE_Pos (2U)
  11359. #define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
  11360. #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
  11361. #define TIM_CCER_CC1NP_Pos (3U)
  11362. #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
  11363. #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
  11364. #define TIM_CCER_CC2E_Pos (4U)
  11365. #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
  11366. #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
  11367. #define TIM_CCER_CC2P_Pos (5U)
  11368. #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
  11369. #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
  11370. #define TIM_CCER_CC2NE_Pos (6U)
  11371. #define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
  11372. #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
  11373. #define TIM_CCER_CC2NP_Pos (7U)
  11374. #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
  11375. #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
  11376. #define TIM_CCER_CC3E_Pos (8U)
  11377. #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
  11378. #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
  11379. #define TIM_CCER_CC3P_Pos (9U)
  11380. #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
  11381. #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
  11382. #define TIM_CCER_CC3NE_Pos (10U)
  11383. #define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
  11384. #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
  11385. #define TIM_CCER_CC3NP_Pos (11U)
  11386. #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
  11387. #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
  11388. #define TIM_CCER_CC4E_Pos (12U)
  11389. #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
  11390. #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
  11391. #define TIM_CCER_CC4P_Pos (13U)
  11392. #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
  11393. #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
  11394. #define TIM_CCER_CC4NP_Pos (15U)
  11395. #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
  11396. #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
  11397. /******************* Bit definition for TIM_CNT register ********************/
  11398. #define TIM_CNT_CNT_Pos (0U)
  11399. #define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
  11400. #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
  11401. /******************* Bit definition for TIM_PSC register ********************/
  11402. #define TIM_PSC_PSC_Pos (0U)
  11403. #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
  11404. #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
  11405. /******************* Bit definition for TIM_ARR register ********************/
  11406. #define TIM_ARR_ARR_Pos (0U)
  11407. #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
  11408. #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
  11409. /******************* Bit definition for TIM_RCR register ********************/
  11410. #define TIM_RCR_REP_Pos (0U)
  11411. #define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) /*!< 0x000000FF */
  11412. #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
  11413. /******************* Bit definition for TIM_CCR1 register *******************/
  11414. #define TIM_CCR1_CCR1_Pos (0U)
  11415. #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
  11416. #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
  11417. /******************* Bit definition for TIM_CCR2 register *******************/
  11418. #define TIM_CCR2_CCR2_Pos (0U)
  11419. #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
  11420. #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
  11421. /******************* Bit definition for TIM_CCR3 register *******************/
  11422. #define TIM_CCR3_CCR3_Pos (0U)
  11423. #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
  11424. #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
  11425. /******************* Bit definition for TIM_CCR4 register *******************/
  11426. #define TIM_CCR4_CCR4_Pos (0U)
  11427. #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
  11428. #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
  11429. /******************* Bit definition for TIM_BDTR register *******************/
  11430. #define TIM_BDTR_DTG_Pos (0U)
  11431. #define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
  11432. #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
  11433. #define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x0001 */
  11434. #define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x0002 */
  11435. #define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x0004 */
  11436. #define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x0008 */
  11437. #define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x0010 */
  11438. #define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x0020 */
  11439. #define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x0040 */
  11440. #define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x0080 */
  11441. #define TIM_BDTR_LOCK_Pos (8U)
  11442. #define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
  11443. #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
  11444. #define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */
  11445. #define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */
  11446. #define TIM_BDTR_OSSI_Pos (10U)
  11447. #define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
  11448. #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
  11449. #define TIM_BDTR_OSSR_Pos (11U)
  11450. #define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
  11451. #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
  11452. #define TIM_BDTR_BKE_Pos (12U)
  11453. #define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
  11454. #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
  11455. #define TIM_BDTR_BKP_Pos (13U)
  11456. #define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
  11457. #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
  11458. #define TIM_BDTR_AOE_Pos (14U)
  11459. #define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
  11460. #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
  11461. #define TIM_BDTR_MOE_Pos (15U)
  11462. #define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
  11463. #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
  11464. /******************* Bit definition for TIM_DCR register ********************/
  11465. #define TIM_DCR_DBA_Pos (0U)
  11466. #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
  11467. #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
  11468. #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x0001 */
  11469. #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x0002 */
  11470. #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x0004 */
  11471. #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x0008 */
  11472. #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x0010 */
  11473. #define TIM_DCR_DBL_Pos (8U)
  11474. #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
  11475. #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
  11476. #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x0100 */
  11477. #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x0200 */
  11478. #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x0400 */
  11479. #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x0800 */
  11480. #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x1000 */
  11481. /******************* Bit definition for TIM_DMAR register *******************/
  11482. #define TIM_DMAR_DMAB_Pos (0U)
  11483. #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
  11484. #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
  11485. /******************* Bit definition for TIM_OR register *********************/
  11486. #define TIM_OR_TI1_RMP_Pos (0U)
  11487. #define TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */
  11488. #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
  11489. #define TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */
  11490. #define TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */
  11491. #define TIM_OR_TI4_RMP_Pos (6U)
  11492. #define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */
  11493. #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
  11494. #define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */
  11495. #define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */
  11496. #define TIM_OR_ITR1_RMP_Pos (10U)
  11497. #define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */
  11498. #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
  11499. #define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */
  11500. #define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */
  11501. /******************************************************************************/
  11502. /* */
  11503. /* Universal Synchronous Asynchronous Receiver Transmitter */
  11504. /* */
  11505. /******************************************************************************/
  11506. /******************* Bit definition for USART_SR register *******************/
  11507. #define USART_SR_PE_Pos (0U)
  11508. #define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) /*!< 0x00000001 */
  11509. #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */
  11510. #define USART_SR_FE_Pos (1U)
  11511. #define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) /*!< 0x00000002 */
  11512. #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */
  11513. #define USART_SR_NE_Pos (2U)
  11514. #define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) /*!< 0x00000004 */
  11515. #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */
  11516. #define USART_SR_ORE_Pos (3U)
  11517. #define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) /*!< 0x00000008 */
  11518. #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */
  11519. #define USART_SR_IDLE_Pos (4U)
  11520. #define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) /*!< 0x00000010 */
  11521. #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */
  11522. #define USART_SR_RXNE_Pos (5U)
  11523. #define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) /*!< 0x00000020 */
  11524. #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */
  11525. #define USART_SR_TC_Pos (6U)
  11526. #define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) /*!< 0x00000040 */
  11527. #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */
  11528. #define USART_SR_TXE_Pos (7U)
  11529. #define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) /*!< 0x00000080 */
  11530. #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */
  11531. #define USART_SR_LBD_Pos (8U)
  11532. #define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) /*!< 0x00000100 */
  11533. #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */
  11534. #define USART_SR_CTS_Pos (9U)
  11535. #define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) /*!< 0x00000200 */
  11536. #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */
  11537. /******************* Bit definition for USART_DR register *******************/
  11538. #define USART_DR_DR_Pos (0U)
  11539. #define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) /*!< 0x000001FF */
  11540. #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */
  11541. /****************** Bit definition for USART_BRR register *******************/
  11542. #define USART_BRR_DIV_Fraction_Pos (0U)
  11543. #define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
  11544. #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */
  11545. #define USART_BRR_DIV_Mantissa_Pos (4U)
  11546. #define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
  11547. #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */
  11548. /****************** Bit definition for USART_CR1 register *******************/
  11549. #define USART_CR1_SBK_Pos (0U)
  11550. #define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) /*!< 0x00000001 */
  11551. #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */
  11552. #define USART_CR1_RWU_Pos (1U)
  11553. #define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) /*!< 0x00000002 */
  11554. #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */
  11555. #define USART_CR1_RE_Pos (2U)
  11556. #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */
  11557. #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */
  11558. #define USART_CR1_TE_Pos (3U)
  11559. #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */
  11560. #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */
  11561. #define USART_CR1_IDLEIE_Pos (4U)
  11562. #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
  11563. #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */
  11564. #define USART_CR1_RXNEIE_Pos (5U)
  11565. #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
  11566. #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */
  11567. #define USART_CR1_TCIE_Pos (6U)
  11568. #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
  11569. #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */
  11570. #define USART_CR1_TXEIE_Pos (7U)
  11571. #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
  11572. #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */
  11573. #define USART_CR1_PEIE_Pos (8U)
  11574. #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
  11575. #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */
  11576. #define USART_CR1_PS_Pos (9U)
  11577. #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */
  11578. #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */
  11579. #define USART_CR1_PCE_Pos (10U)
  11580. #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */
  11581. #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */
  11582. #define USART_CR1_WAKE_Pos (11U)
  11583. #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
  11584. #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */
  11585. #define USART_CR1_M_Pos (12U)
  11586. #define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) /*!< 0x00001000 */
  11587. #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */
  11588. #define USART_CR1_UE_Pos (13U)
  11589. #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00002000 */
  11590. #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */
  11591. #define USART_CR1_OVER8_Pos (15U)
  11592. #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
  11593. #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */
  11594. /****************** Bit definition for USART_CR2 register *******************/
  11595. #define USART_CR2_ADD_Pos (0U)
  11596. #define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) /*!< 0x0000000F */
  11597. #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */
  11598. #define USART_CR2_LBDL_Pos (5U)
  11599. #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
  11600. #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */
  11601. #define USART_CR2_LBDIE_Pos (6U)
  11602. #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
  11603. #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */
  11604. #define USART_CR2_LBCL_Pos (8U)
  11605. #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
  11606. #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */
  11607. #define USART_CR2_CPHA_Pos (9U)
  11608. #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
  11609. #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */
  11610. #define USART_CR2_CPOL_Pos (10U)
  11611. #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
  11612. #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */
  11613. #define USART_CR2_CLKEN_Pos (11U)
  11614. #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
  11615. #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */
  11616. #define USART_CR2_STOP_Pos (12U)
  11617. #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */
  11618. #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */
  11619. #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x1000 */
  11620. #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x2000 */
  11621. #define USART_CR2_LINEN_Pos (14U)
  11622. #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
  11623. #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */
  11624. /****************** Bit definition for USART_CR3 register *******************/
  11625. #define USART_CR3_EIE_Pos (0U)
  11626. #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */
  11627. #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */
  11628. #define USART_CR3_IREN_Pos (1U)
  11629. #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */
  11630. #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */
  11631. #define USART_CR3_IRLP_Pos (2U)
  11632. #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
  11633. #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */
  11634. #define USART_CR3_HDSEL_Pos (3U)
  11635. #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
  11636. #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */
  11637. #define USART_CR3_NACK_Pos (4U)
  11638. #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */
  11639. #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */
  11640. #define USART_CR3_SCEN_Pos (5U)
  11641. #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
  11642. #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */
  11643. #define USART_CR3_DMAR_Pos (6U)
  11644. #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
  11645. #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */
  11646. #define USART_CR3_DMAT_Pos (7U)
  11647. #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
  11648. #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */
  11649. #define USART_CR3_RTSE_Pos (8U)
  11650. #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
  11651. #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */
  11652. #define USART_CR3_CTSE_Pos (9U)
  11653. #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
  11654. #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */
  11655. #define USART_CR3_CTSIE_Pos (10U)
  11656. #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
  11657. #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */
  11658. #define USART_CR3_ONEBIT_Pos (11U)
  11659. #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
  11660. #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */
  11661. /****************** Bit definition for USART_GTPR register ******************/
  11662. #define USART_GTPR_PSC_Pos (0U)
  11663. #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
  11664. #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */
  11665. #define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) /*!< 0x0001 */
  11666. #define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) /*!< 0x0002 */
  11667. #define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) /*!< 0x0004 */
  11668. #define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) /*!< 0x0008 */
  11669. #define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) /*!< 0x0010 */
  11670. #define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) /*!< 0x0020 */
  11671. #define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) /*!< 0x0040 */
  11672. #define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) /*!< 0x0080 */
  11673. #define USART_GTPR_GT_Pos (8U)
  11674. #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
  11675. #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */
  11676. /******************************************************************************/
  11677. /* */
  11678. /* Window WATCHDOG */
  11679. /* */
  11680. /******************************************************************************/
  11681. /******************* Bit definition for WWDG_CR register ********************/
  11682. #define WWDG_CR_T_Pos (0U)
  11683. #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */
  11684. #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
  11685. #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x01 */
  11686. #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x02 */
  11687. #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x04 */
  11688. #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x08 */
  11689. #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x10 */
  11690. #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x20 */
  11691. #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x40 */
  11692. /* Legacy defines */
  11693. #define WWDG_CR_T0 WWDG_CR_T_0
  11694. #define WWDG_CR_T1 WWDG_CR_T_1
  11695. #define WWDG_CR_T2 WWDG_CR_T_2
  11696. #define WWDG_CR_T3 WWDG_CR_T_3
  11697. #define WWDG_CR_T4 WWDG_CR_T_4
  11698. #define WWDG_CR_T5 WWDG_CR_T_5
  11699. #define WWDG_CR_T6 WWDG_CR_T_6
  11700. #define WWDG_CR_WDGA_Pos (7U)
  11701. #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
  11702. #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
  11703. /******************* Bit definition for WWDG_CFR register *******************/
  11704. #define WWDG_CFR_W_Pos (0U)
  11705. #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */
  11706. #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
  11707. #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x0001 */
  11708. #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x0002 */
  11709. #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x0004 */
  11710. #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x0008 */
  11711. #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x0010 */
  11712. #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x0020 */
  11713. #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x0040 */
  11714. /* Legacy defines */
  11715. #define WWDG_CFR_W0 WWDG_CFR_W_0
  11716. #define WWDG_CFR_W1 WWDG_CFR_W_1
  11717. #define WWDG_CFR_W2 WWDG_CFR_W_2
  11718. #define WWDG_CFR_W3 WWDG_CFR_W_3
  11719. #define WWDG_CFR_W4 WWDG_CFR_W_4
  11720. #define WWDG_CFR_W5 WWDG_CFR_W_5
  11721. #define WWDG_CFR_W6 WWDG_CFR_W_6
  11722. #define WWDG_CFR_WDGTB_Pos (7U)
  11723. #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
  11724. #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */
  11725. #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */
  11726. #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */
  11727. /* Legacy defines */
  11728. #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
  11729. #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
  11730. #define WWDG_CFR_EWI_Pos (9U)
  11731. #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
  11732. #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
  11733. /******************* Bit definition for WWDG_SR register ********************/
  11734. #define WWDG_SR_EWIF_Pos (0U)
  11735. #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
  11736. #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
  11737. /******************************************************************************/
  11738. /* */
  11739. /* DBG */
  11740. /* */
  11741. /******************************************************************************/
  11742. /******************** Bit definition for DBGMCU_IDCODE register *************/
  11743. #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
  11744. #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
  11745. #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
  11746. #define DBGMCU_IDCODE_REV_ID_Pos (16U)
  11747. #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
  11748. #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
  11749. /******************** Bit definition for DBGMCU_CR register *****************/
  11750. #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
  11751. #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
  11752. #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
  11753. #define DBGMCU_CR_DBG_STOP_Pos (1U)
  11754. #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
  11755. #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
  11756. #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
  11757. #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
  11758. #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
  11759. #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
  11760. #define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
  11761. #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
  11762. #define DBGMCU_CR_TRACE_MODE_Pos (6U)
  11763. #define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
  11764. #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
  11765. #define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
  11766. #define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
  11767. /******************** Bit definition for DBGMCU_APB1_FZ register ************/
  11768. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
  11769. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
  11770. #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
  11771. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
  11772. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
  11773. #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
  11774. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
  11775. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
  11776. #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
  11777. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
  11778. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
  11779. #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
  11780. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
  11781. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
  11782. #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
  11783. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
  11784. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
  11785. #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
  11786. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
  11787. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
  11788. #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
  11789. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
  11790. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
  11791. #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
  11792. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
  11793. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
  11794. #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
  11795. #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
  11796. #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
  11797. #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
  11798. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
  11799. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
  11800. #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
  11801. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
  11802. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
  11803. #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
  11804. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
  11805. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
  11806. #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
  11807. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
  11808. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
  11809. #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
  11810. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
  11811. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
  11812. #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
  11813. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
  11814. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
  11815. #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
  11816. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
  11817. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
  11818. #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
  11819. /* Old IWDGSTOP bit definition, maintained for legacy purpose */
  11820. #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
  11821. /******************** Bit definition for DBGMCU_APB2_FZ register ************/
  11822. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
  11823. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
  11824. #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
  11825. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
  11826. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
  11827. #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
  11828. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
  11829. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
  11830. #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
  11831. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
  11832. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
  11833. #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
  11834. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
  11835. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
  11836. #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
  11837. /******************************************************************************/
  11838. /* */
  11839. /* USB_OTG */
  11840. /* */
  11841. /******************************************************************************/
  11842. /******************** Bit definition for USB_OTG_GOTGCTL register ***********/
  11843. #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
  11844. #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
  11845. #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */
  11846. #define USB_OTG_GOTGCTL_SRQ_Pos (1U)
  11847. #define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
  11848. #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */
  11849. #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
  11850. #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
  11851. #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */
  11852. #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
  11853. #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
  11854. #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */
  11855. #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
  11856. #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
  11857. #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */
  11858. #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
  11859. #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
  11860. #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */
  11861. #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
  11862. #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
  11863. #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */
  11864. #define USB_OTG_GOTGCTL_DBCT_Pos (17U)
  11865. #define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
  11866. #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */
  11867. #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
  11868. #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
  11869. #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */
  11870. #define USB_OTG_GOTGCTL_BSVLD_Pos (19U)
  11871. #define USB_OTG_GOTGCTL_BSVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos) /*!< 0x00080000 */
  11872. #define USB_OTG_GOTGCTL_BSVLD USB_OTG_GOTGCTL_BSVLD_Msk /*!< B-session valid */
  11873. /******************** Bit definition forUSB_OTG_HCFG register ********************/
  11874. #define USB_OTG_HCFG_FSLSPCS_Pos (0U)
  11875. #define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
  11876. #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */
  11877. #define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
  11878. #define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
  11879. #define USB_OTG_HCFG_FSLSS_Pos (2U)
  11880. #define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
  11881. #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */
  11882. /******************** Bit definition for USB_OTG_DCFG register ********************/
  11883. #define USB_OTG_DCFG_DSPD_Pos (0U)
  11884. #define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
  11885. #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */
  11886. #define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
  11887. #define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
  11888. #define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
  11889. #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
  11890. #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */
  11891. #define USB_OTG_DCFG_DAD_Pos (4U)
  11892. #define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
  11893. #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */
  11894. #define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
  11895. #define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
  11896. #define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
  11897. #define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
  11898. #define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
  11899. #define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
  11900. #define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
  11901. #define USB_OTG_DCFG_PFIVL_Pos (11U)
  11902. #define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
  11903. #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */
  11904. #define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
  11905. #define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
  11906. #define USB_OTG_DCFG_XCVRDLY_Pos (14U)
  11907. #define USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) /*!< 0x00004000 */
  11908. #define USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk /*!< Transceiver delay */
  11909. #define USB_OTG_DCFG_ERRATIM_Pos (15U)
  11910. #define USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) /*!< 0x00008000 */
  11911. #define USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk /*!< Erratic error interrupt mask */
  11912. #define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
  11913. #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
  11914. #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */
  11915. #define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
  11916. #define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
  11917. /******************** Bit definition for USB_OTG_PCGCR register ********************/
  11918. #define USB_OTG_PCGCR_STPPCLK_Pos (0U)
  11919. #define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
  11920. #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */
  11921. #define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
  11922. #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
  11923. #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */
  11924. #define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
  11925. #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
  11926. #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */
  11927. /******************** Bit definition for USB_OTG_GOTGINT register ********************/
  11928. #define USB_OTG_GOTGINT_SEDET_Pos (2U)
  11929. #define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
  11930. #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */
  11931. #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
  11932. #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
  11933. #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */
  11934. #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
  11935. #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
  11936. #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */
  11937. #define USB_OTG_GOTGINT_HNGDET_Pos (17U)
  11938. #define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
  11939. #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */
  11940. #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
  11941. #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
  11942. #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */
  11943. #define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
  11944. #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
  11945. #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */
  11946. /******************** Bit definition for USB_OTG_DCTL register ********************/
  11947. #define USB_OTG_DCTL_RWUSIG_Pos (0U)
  11948. #define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
  11949. #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */
  11950. #define USB_OTG_DCTL_SDIS_Pos (1U)
  11951. #define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
  11952. #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */
  11953. #define USB_OTG_DCTL_GINSTS_Pos (2U)
  11954. #define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
  11955. #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */
  11956. #define USB_OTG_DCTL_GONSTS_Pos (3U)
  11957. #define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
  11958. #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */
  11959. #define USB_OTG_DCTL_TCTL_Pos (4U)
  11960. #define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
  11961. #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */
  11962. #define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
  11963. #define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
  11964. #define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
  11965. #define USB_OTG_DCTL_SGINAK_Pos (7U)
  11966. #define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
  11967. #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */
  11968. #define USB_OTG_DCTL_CGINAK_Pos (8U)
  11969. #define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
  11970. #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */
  11971. #define USB_OTG_DCTL_SGONAK_Pos (9U)
  11972. #define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
  11973. #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */
  11974. #define USB_OTG_DCTL_CGONAK_Pos (10U)
  11975. #define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
  11976. #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */
  11977. #define USB_OTG_DCTL_POPRGDNE_Pos (11U)
  11978. #define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
  11979. #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */
  11980. /******************** Bit definition for USB_OTG_HFIR register ********************/
  11981. #define USB_OTG_HFIR_FRIVL_Pos (0U)
  11982. #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
  11983. #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */
  11984. /******************** Bit definition for USB_OTG_HFNUM register ********************/
  11985. #define USB_OTG_HFNUM_FRNUM_Pos (0U)
  11986. #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
  11987. #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */
  11988. #define USB_OTG_HFNUM_FTREM_Pos (16U)
  11989. #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
  11990. #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */
  11991. /******************** Bit definition for USB_OTG_DSTS register ********************/
  11992. #define USB_OTG_DSTS_SUSPSTS_Pos (0U)
  11993. #define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
  11994. #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */
  11995. #define USB_OTG_DSTS_ENUMSPD_Pos (1U)
  11996. #define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
  11997. #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */
  11998. #define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
  11999. #define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
  12000. #define USB_OTG_DSTS_EERR_Pos (3U)
  12001. #define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
  12002. #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */
  12003. #define USB_OTG_DSTS_FNSOF_Pos (8U)
  12004. #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
  12005. #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */
  12006. /******************** Bit definition for USB_OTG_GAHBCFG register ********************/
  12007. #define USB_OTG_GAHBCFG_GINT_Pos (0U)
  12008. #define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
  12009. #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */
  12010. #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
  12011. #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
  12012. #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */
  12013. #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
  12014. #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
  12015. #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
  12016. #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
  12017. #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
  12018. #define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
  12019. #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
  12020. #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */
  12021. #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
  12022. #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
  12023. #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */
  12024. #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
  12025. #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
  12026. #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */
  12027. /******************** Bit definition for USB_OTG_GUSBCFG register ********************/
  12028. #define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
  12029. #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
  12030. #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */
  12031. #define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
  12032. #define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
  12033. #define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
  12034. #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
  12035. #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
  12036. #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
  12037. #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
  12038. #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
  12039. #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
  12040. #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
  12041. #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
  12042. #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
  12043. #define USB_OTG_GUSBCFG_TRDT_Pos (10U)
  12044. #define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
  12045. #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */
  12046. #define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
  12047. #define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
  12048. #define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
  12049. #define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
  12050. #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
  12051. #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
  12052. #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */
  12053. #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
  12054. #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
  12055. #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */
  12056. #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
  12057. #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
  12058. #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */
  12059. #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
  12060. #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
  12061. #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */
  12062. #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
  12063. #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
  12064. #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */
  12065. #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
  12066. #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
  12067. #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */
  12068. #define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
  12069. #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
  12070. #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */
  12071. #define USB_OTG_GUSBCFG_PCCI_Pos (23U)
  12072. #define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
  12073. #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */
  12074. #define USB_OTG_GUSBCFG_PTCI_Pos (24U)
  12075. #define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
  12076. #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */
  12077. #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
  12078. #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
  12079. #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */
  12080. #define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
  12081. #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
  12082. #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */
  12083. #define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
  12084. #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
  12085. #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */
  12086. #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
  12087. #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
  12088. #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */
  12089. /******************** Bit definition for USB_OTG_GRSTCTL register ********************/
  12090. #define USB_OTG_GRSTCTL_CSRST_Pos (0U)
  12091. #define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
  12092. #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */
  12093. #define USB_OTG_GRSTCTL_HSRST_Pos (1U)
  12094. #define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
  12095. #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */
  12096. #define USB_OTG_GRSTCTL_FCRST_Pos (2U)
  12097. #define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
  12098. #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */
  12099. #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
  12100. #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
  12101. #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */
  12102. #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
  12103. #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
  12104. #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */
  12105. #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
  12106. #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
  12107. #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */
  12108. #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
  12109. #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
  12110. #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
  12111. #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
  12112. #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
  12113. #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
  12114. #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
  12115. #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */
  12116. #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
  12117. #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
  12118. #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */
  12119. /******************** Bit definition for USB_OTG_DIEPMSK register ********************/
  12120. #define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
  12121. #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
  12122. #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12123. #define USB_OTG_DIEPMSK_EPDM_Pos (1U)
  12124. #define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
  12125. #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12126. #define USB_OTG_DIEPMSK_TOM_Pos (3U)
  12127. #define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
  12128. #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
  12129. #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
  12130. #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12131. #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12132. #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
  12133. #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
  12134. #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12135. #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
  12136. #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
  12137. #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12138. #define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
  12139. #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
  12140. #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */
  12141. #define USB_OTG_DIEPMSK_BIM_Pos (9U)
  12142. #define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
  12143. #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */
  12144. /******************** Bit definition for USB_OTG_HPTXSTS register ********************/
  12145. #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
  12146. #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
  12147. #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */
  12148. #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
  12149. #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
  12150. #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */
  12151. #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
  12152. #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
  12153. #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
  12154. #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
  12155. #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
  12156. #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
  12157. #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
  12158. #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
  12159. #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
  12160. #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
  12161. #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */
  12162. #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
  12163. #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
  12164. #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
  12165. #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
  12166. #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
  12167. #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
  12168. #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
  12169. #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
  12170. /******************** Bit definition for USB_OTG_HAINT register ********************/
  12171. #define USB_OTG_HAINT_HAINT_Pos (0U)
  12172. #define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
  12173. #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */
  12174. /******************** Bit definition for USB_OTG_DOEPMSK register ********************/
  12175. #define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
  12176. #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
  12177. #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12178. #define USB_OTG_DOEPMSK_EPDM_Pos (1U)
  12179. #define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
  12180. #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12181. #define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
  12182. #define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */
  12183. #define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk /*!< OUT transaction AHB Error interrupt mask */
  12184. #define USB_OTG_DOEPMSK_STUPM_Pos (3U)
  12185. #define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
  12186. #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */
  12187. #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
  12188. #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
  12189. #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */
  12190. #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
  12191. #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
  12192. #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */
  12193. #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
  12194. #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
  12195. #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */
  12196. #define USB_OTG_DOEPMSK_OPEM_Pos (8U)
  12197. #define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
  12198. #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */
  12199. #define USB_OTG_DOEPMSK_BOIM_Pos (9U)
  12200. #define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
  12201. #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */
  12202. #define USB_OTG_DOEPMSK_BERRM_Pos (12U)
  12203. #define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */
  12204. #define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk /*!< Babble error interrupt mask */
  12205. #define USB_OTG_DOEPMSK_NAKM_Pos (13U)
  12206. #define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */
  12207. #define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk /*!< OUT Packet NAK interrupt mask */
  12208. #define USB_OTG_DOEPMSK_NYETM_Pos (14U)
  12209. #define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */
  12210. #define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk /*!< NYET interrupt mask */
  12211. /******************** Bit definition for USB_OTG_GINTSTS register ********************/
  12212. #define USB_OTG_GINTSTS_CMOD_Pos (0U)
  12213. #define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
  12214. #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */
  12215. #define USB_OTG_GINTSTS_MMIS_Pos (1U)
  12216. #define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
  12217. #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */
  12218. #define USB_OTG_GINTSTS_OTGINT_Pos (2U)
  12219. #define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
  12220. #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */
  12221. #define USB_OTG_GINTSTS_SOF_Pos (3U)
  12222. #define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
  12223. #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */
  12224. #define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
  12225. #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
  12226. #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */
  12227. #define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
  12228. #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
  12229. #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */
  12230. #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
  12231. #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
  12232. #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */
  12233. #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
  12234. #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
  12235. #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */
  12236. #define USB_OTG_GINTSTS_ESUSP_Pos (10U)
  12237. #define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
  12238. #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */
  12239. #define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
  12240. #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
  12241. #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */
  12242. #define USB_OTG_GINTSTS_USBRST_Pos (12U)
  12243. #define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
  12244. #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */
  12245. #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
  12246. #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
  12247. #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */
  12248. #define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
  12249. #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
  12250. #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */
  12251. #define USB_OTG_GINTSTS_EOPF_Pos (15U)
  12252. #define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
  12253. #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */
  12254. #define USB_OTG_GINTSTS_IEPINT_Pos (18U)
  12255. #define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
  12256. #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */
  12257. #define USB_OTG_GINTSTS_OEPINT_Pos (19U)
  12258. #define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
  12259. #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */
  12260. #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
  12261. #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
  12262. #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */
  12263. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
  12264. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
  12265. #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */
  12266. #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
  12267. #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
  12268. #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */
  12269. #define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
  12270. #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
  12271. #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */
  12272. #define USB_OTG_GINTSTS_HCINT_Pos (25U)
  12273. #define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
  12274. #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */
  12275. #define USB_OTG_GINTSTS_PTXFE_Pos (26U)
  12276. #define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
  12277. #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */
  12278. #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
  12279. #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
  12280. #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */
  12281. #define USB_OTG_GINTSTS_DISCINT_Pos (29U)
  12282. #define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
  12283. #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */
  12284. #define USB_OTG_GINTSTS_SRQINT_Pos (30U)
  12285. #define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
  12286. #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */
  12287. #define USB_OTG_GINTSTS_WKUINT_Pos (31U)
  12288. #define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
  12289. #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */
  12290. /******************** Bit definition for USB_OTG_GINTMSK register ********************/
  12291. #define USB_OTG_GINTMSK_MMISM_Pos (1U)
  12292. #define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
  12293. #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */
  12294. #define USB_OTG_GINTMSK_OTGINT_Pos (2U)
  12295. #define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
  12296. #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */
  12297. #define USB_OTG_GINTMSK_SOFM_Pos (3U)
  12298. #define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
  12299. #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */
  12300. #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
  12301. #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
  12302. #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */
  12303. #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
  12304. #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
  12305. #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */
  12306. #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
  12307. #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
  12308. #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */
  12309. #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
  12310. #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
  12311. #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */
  12312. #define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
  12313. #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
  12314. #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */
  12315. #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
  12316. #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
  12317. #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */
  12318. #define USB_OTG_GINTMSK_USBRST_Pos (12U)
  12319. #define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
  12320. #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */
  12321. #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
  12322. #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
  12323. #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */
  12324. #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
  12325. #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
  12326. #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */
  12327. #define USB_OTG_GINTMSK_EOPFM_Pos (15U)
  12328. #define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
  12329. #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */
  12330. #define USB_OTG_GINTMSK_EPMISM_Pos (17U)
  12331. #define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
  12332. #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */
  12333. #define USB_OTG_GINTMSK_IEPINT_Pos (18U)
  12334. #define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
  12335. #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */
  12336. #define USB_OTG_GINTMSK_OEPINT_Pos (19U)
  12337. #define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
  12338. #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */
  12339. #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
  12340. #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
  12341. #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */
  12342. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
  12343. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
  12344. #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */
  12345. #define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
  12346. #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
  12347. #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */
  12348. #define USB_OTG_GINTMSK_PRTIM_Pos (24U)
  12349. #define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
  12350. #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */
  12351. #define USB_OTG_GINTMSK_HCIM_Pos (25U)
  12352. #define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
  12353. #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */
  12354. #define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
  12355. #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
  12356. #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */
  12357. #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
  12358. #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
  12359. #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */
  12360. #define USB_OTG_GINTMSK_DISCINT_Pos (29U)
  12361. #define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
  12362. #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */
  12363. #define USB_OTG_GINTMSK_SRQIM_Pos (30U)
  12364. #define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
  12365. #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */
  12366. #define USB_OTG_GINTMSK_WUIM_Pos (31U)
  12367. #define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
  12368. #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */
  12369. /******************** Bit definition for USB_OTG_DAINT register ********************/
  12370. #define USB_OTG_DAINT_IEPINT_Pos (0U)
  12371. #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
  12372. #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */
  12373. #define USB_OTG_DAINT_OEPINT_Pos (16U)
  12374. #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
  12375. #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */
  12376. /******************** Bit definition for USB_OTG_HAINTMSK register ********************/
  12377. #define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
  12378. #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
  12379. #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */
  12380. /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
  12381. #define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
  12382. #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
  12383. #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */
  12384. #define USB_OTG_GRXSTSP_BCNT_Pos (4U)
  12385. #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
  12386. #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */
  12387. #define USB_OTG_GRXSTSP_DPID_Pos (15U)
  12388. #define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
  12389. #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */
  12390. #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
  12391. #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
  12392. #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */
  12393. /******************** Bit definition for USB_OTG_DAINTMSK register ********************/
  12394. #define USB_OTG_DAINTMSK_IEPM_Pos (0U)
  12395. #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
  12396. #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */
  12397. #define USB_OTG_DAINTMSK_OEPM_Pos (16U)
  12398. #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
  12399. #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */
  12400. /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
  12401. #define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
  12402. #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
  12403. #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */
  12404. /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
  12405. #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
  12406. #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
  12407. #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */
  12408. /******************** Bit definition for OTG register ********************/
  12409. #define USB_OTG_NPTXFSA_Pos (0U)
  12410. #define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
  12411. #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */
  12412. #define USB_OTG_NPTXFD_Pos (16U)
  12413. #define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
  12414. #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */
  12415. #define USB_OTG_TX0FSA_Pos (0U)
  12416. #define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
  12417. #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */
  12418. #define USB_OTG_TX0FD_Pos (16U)
  12419. #define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
  12420. #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */
  12421. /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
  12422. #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
  12423. #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
  12424. #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
  12425. /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
  12426. #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
  12427. #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
  12428. #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
  12429. #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
  12430. #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
  12431. #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
  12432. #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
  12433. #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
  12434. #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
  12435. #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
  12436. #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
  12437. #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
  12438. #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
  12439. #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
  12440. #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
  12441. #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
  12442. #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
  12443. #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
  12444. #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
  12445. #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
  12446. #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
  12447. #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
  12448. #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
  12449. #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
  12450. /******************** Bit definition for USB_OTG_DTHRCTL register ********************/
  12451. #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
  12452. #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
  12453. #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
  12454. #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
  12455. #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
  12456. #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */
  12457. #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
  12458. #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
  12459. #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */
  12460. #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
  12461. #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
  12462. #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
  12463. #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
  12464. #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
  12465. #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
  12466. #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
  12467. #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
  12468. #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
  12469. #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
  12470. #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
  12471. #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */
  12472. #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
  12473. #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
  12474. #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */
  12475. #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
  12476. #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
  12477. #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
  12478. #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
  12479. #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
  12480. #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
  12481. #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
  12482. #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
  12483. #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
  12484. #define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
  12485. #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
  12486. #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */
  12487. /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
  12488. #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
  12489. #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
  12490. #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
  12491. /******************** Bit definition for USB_OTG_DEACHINT register ********************/
  12492. #define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
  12493. #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
  12494. #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */
  12495. #define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
  12496. #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
  12497. #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */
  12498. /******************** Bit definition for USB_OTG_GCCFG register ********************/
  12499. #define USB_OTG_GCCFG_PWRDWN_Pos (16U)
  12500. #define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
  12501. #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */
  12502. #define USB_OTG_GCCFG_I2CPADEN_Pos (17U)
  12503. #define USB_OTG_GCCFG_I2CPADEN_Msk (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos) /*!< 0x00020000 */
  12504. #define USB_OTG_GCCFG_I2CPADEN USB_OTG_GCCFG_I2CPADEN_Msk /*!< Enable I2C bus connection for the external I2C PHY interface*/
  12505. #define USB_OTG_GCCFG_VBUSASEN_Pos (18U)
  12506. #define USB_OTG_GCCFG_VBUSASEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos) /*!< 0x00040000 */
  12507. #define USB_OTG_GCCFG_VBUSASEN USB_OTG_GCCFG_VBUSASEN_Msk /*!< Enable the VBUS sensing device */
  12508. #define USB_OTG_GCCFG_VBUSBSEN_Pos (19U)
  12509. #define USB_OTG_GCCFG_VBUSBSEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos) /*!< 0x00080000 */
  12510. #define USB_OTG_GCCFG_VBUSBSEN USB_OTG_GCCFG_VBUSBSEN_Msk /*!< Enable the VBUS sensing device */
  12511. #define USB_OTG_GCCFG_SOFOUTEN_Pos (20U)
  12512. #define USB_OTG_GCCFG_SOFOUTEN_Msk (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos) /*!< 0x00100000 */
  12513. #define USB_OTG_GCCFG_SOFOUTEN USB_OTG_GCCFG_SOFOUTEN_Msk /*!< SOF output enable */
  12514. #define USB_OTG_GCCFG_NOVBUSSENS_Pos (21U)
  12515. #define USB_OTG_GCCFG_NOVBUSSENS_Msk (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos) /*!< 0x00200000 */
  12516. #define USB_OTG_GCCFG_NOVBUSSENS USB_OTG_GCCFG_NOVBUSSENS_Msk /*!< VBUS sensing disable option*/
  12517. /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
  12518. #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
  12519. #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
  12520. #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */
  12521. #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
  12522. #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
  12523. #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
  12524. /******************** Bit definition for USB_OTG_CID register ********************/
  12525. #define USB_OTG_CID_PRODUCT_ID_Pos (0U)
  12526. #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
  12527. #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */
  12528. /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
  12529. #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
  12530. #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
  12531. #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12532. #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
  12533. #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
  12534. #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12535. #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
  12536. #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
  12537. #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
  12538. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
  12539. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12540. #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12541. #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
  12542. #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
  12543. #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12544. #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
  12545. #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
  12546. #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12547. #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
  12548. #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
  12549. #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */
  12550. #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
  12551. #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
  12552. #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
  12553. #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
  12554. #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
  12555. #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
  12556. /******************** Bit definition for USB_OTG_HPRT register ********************/
  12557. #define USB_OTG_HPRT_PCSTS_Pos (0U)
  12558. #define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
  12559. #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */
  12560. #define USB_OTG_HPRT_PCDET_Pos (1U)
  12561. #define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
  12562. #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */
  12563. #define USB_OTG_HPRT_PENA_Pos (2U)
  12564. #define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
  12565. #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */
  12566. #define USB_OTG_HPRT_PENCHNG_Pos (3U)
  12567. #define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
  12568. #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */
  12569. #define USB_OTG_HPRT_POCA_Pos (4U)
  12570. #define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
  12571. #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */
  12572. #define USB_OTG_HPRT_POCCHNG_Pos (5U)
  12573. #define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
  12574. #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */
  12575. #define USB_OTG_HPRT_PRES_Pos (6U)
  12576. #define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
  12577. #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */
  12578. #define USB_OTG_HPRT_PSUSP_Pos (7U)
  12579. #define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
  12580. #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */
  12581. #define USB_OTG_HPRT_PRST_Pos (8U)
  12582. #define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
  12583. #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */
  12584. #define USB_OTG_HPRT_PLSTS_Pos (10U)
  12585. #define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
  12586. #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */
  12587. #define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
  12588. #define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
  12589. #define USB_OTG_HPRT_PPWR_Pos (12U)
  12590. #define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
  12591. #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */
  12592. #define USB_OTG_HPRT_PTCTL_Pos (13U)
  12593. #define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
  12594. #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */
  12595. #define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
  12596. #define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
  12597. #define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
  12598. #define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
  12599. #define USB_OTG_HPRT_PSPD_Pos (17U)
  12600. #define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
  12601. #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */
  12602. #define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
  12603. #define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
  12604. /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
  12605. #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
  12606. #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
  12607. #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
  12608. #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
  12609. #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
  12610. #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
  12611. #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
  12612. #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
  12613. #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */
  12614. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
  12615. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
  12616. #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
  12617. #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
  12618. #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
  12619. #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
  12620. #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
  12621. #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
  12622. #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
  12623. #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
  12624. #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
  12625. #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */
  12626. #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
  12627. #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
  12628. #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
  12629. #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
  12630. #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
  12631. #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */
  12632. #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
  12633. #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
  12634. #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
  12635. #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
  12636. #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
  12637. #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */
  12638. /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
  12639. #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
  12640. #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
  12641. #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */
  12642. #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
  12643. #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
  12644. #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */
  12645. /******************** Bit definition for USB_OTG_DIEPCTL register ********************/
  12646. #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
  12647. #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
  12648. #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */
  12649. #define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
  12650. #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
  12651. #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */
  12652. #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
  12653. #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
  12654. #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */
  12655. #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
  12656. #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
  12657. #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */
  12658. #define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
  12659. #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
  12660. #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */
  12661. #define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
  12662. #define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
  12663. #define USB_OTG_DIEPCTL_STALL_Pos (21U)
  12664. #define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
  12665. #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */
  12666. #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
  12667. #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
  12668. #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */
  12669. #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
  12670. #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
  12671. #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
  12672. #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
  12673. #define USB_OTG_DIEPCTL_CNAK_Pos (26U)
  12674. #define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
  12675. #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */
  12676. #define USB_OTG_DIEPCTL_SNAK_Pos (27U)
  12677. #define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
  12678. #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */
  12679. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
  12680. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
  12681. #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
  12682. #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
  12683. #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
  12684. #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */
  12685. #define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
  12686. #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
  12687. #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */
  12688. #define USB_OTG_DIEPCTL_EPENA_Pos (31U)
  12689. #define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
  12690. #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */
  12691. /******************** Bit definition for USB_OTG_HCCHAR register ********************/
  12692. #define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
  12693. #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
  12694. #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */
  12695. #define USB_OTG_HCCHAR_EPNUM_Pos (11U)
  12696. #define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
  12697. #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */
  12698. #define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
  12699. #define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
  12700. #define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
  12701. #define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
  12702. #define USB_OTG_HCCHAR_EPDIR_Pos (15U)
  12703. #define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
  12704. #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */
  12705. #define USB_OTG_HCCHAR_LSDEV_Pos (17U)
  12706. #define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
  12707. #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */
  12708. #define USB_OTG_HCCHAR_EPTYP_Pos (18U)
  12709. #define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
  12710. #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */
  12711. #define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
  12712. #define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
  12713. #define USB_OTG_HCCHAR_MC_Pos (20U)
  12714. #define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
  12715. #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */
  12716. #define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
  12717. #define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
  12718. #define USB_OTG_HCCHAR_DAD_Pos (22U)
  12719. #define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
  12720. #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */
  12721. #define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
  12722. #define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
  12723. #define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
  12724. #define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
  12725. #define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
  12726. #define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
  12727. #define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
  12728. #define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
  12729. #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
  12730. #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */
  12731. #define USB_OTG_HCCHAR_CHDIS_Pos (30U)
  12732. #define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
  12733. #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */
  12734. #define USB_OTG_HCCHAR_CHENA_Pos (31U)
  12735. #define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
  12736. #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */
  12737. /******************** Bit definition for USB_OTG_HCSPLT register ********************/
  12738. #define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
  12739. #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
  12740. #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */
  12741. #define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
  12742. #define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
  12743. #define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
  12744. #define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
  12745. #define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
  12746. #define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
  12747. #define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
  12748. #define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
  12749. #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
  12750. #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */
  12751. #define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
  12752. #define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
  12753. #define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
  12754. #define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
  12755. #define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
  12756. #define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
  12757. #define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
  12758. #define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
  12759. #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
  12760. #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */
  12761. #define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
  12762. #define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
  12763. #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
  12764. #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
  12765. #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */
  12766. #define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
  12767. #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
  12768. #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */
  12769. /******************** Bit definition for USB_OTG_HCINT register ********************/
  12770. #define USB_OTG_HCINT_XFRC_Pos (0U)
  12771. #define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
  12772. #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */
  12773. #define USB_OTG_HCINT_CHH_Pos (1U)
  12774. #define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
  12775. #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */
  12776. #define USB_OTG_HCINT_AHBERR_Pos (2U)
  12777. #define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
  12778. #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */
  12779. #define USB_OTG_HCINT_STALL_Pos (3U)
  12780. #define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
  12781. #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */
  12782. #define USB_OTG_HCINT_NAK_Pos (4U)
  12783. #define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
  12784. #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */
  12785. #define USB_OTG_HCINT_ACK_Pos (5U)
  12786. #define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
  12787. #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */
  12788. #define USB_OTG_HCINT_NYET_Pos (6U)
  12789. #define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
  12790. #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */
  12791. #define USB_OTG_HCINT_TXERR_Pos (7U)
  12792. #define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
  12793. #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */
  12794. #define USB_OTG_HCINT_BBERR_Pos (8U)
  12795. #define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
  12796. #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */
  12797. #define USB_OTG_HCINT_FRMOR_Pos (9U)
  12798. #define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
  12799. #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */
  12800. #define USB_OTG_HCINT_DTERR_Pos (10U)
  12801. #define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
  12802. #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */
  12803. /******************** Bit definition for USB_OTG_DIEPINT register ********************/
  12804. #define USB_OTG_DIEPINT_XFRC_Pos (0U)
  12805. #define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
  12806. #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */
  12807. #define USB_OTG_DIEPINT_EPDISD_Pos (1U)
  12808. #define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
  12809. #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
  12810. #define USB_OTG_DIEPINT_AHBERR_Pos (2U)
  12811. #define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */
  12812. #define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an IN transaction */
  12813. #define USB_OTG_DIEPINT_TOC_Pos (3U)
  12814. #define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
  12815. #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */
  12816. #define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
  12817. #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
  12818. #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */
  12819. #define USB_OTG_DIEPINT_INEPNM_Pos (5U)
  12820. #define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000004 */
  12821. #define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk /*!< IN token received with EP mismatch */
  12822. #define USB_OTG_DIEPINT_INEPNE_Pos (6U)
  12823. #define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
  12824. #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */
  12825. #define USB_OTG_DIEPINT_TXFE_Pos (7U)
  12826. #define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
  12827. #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */
  12828. #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
  12829. #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
  12830. #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
  12831. #define USB_OTG_DIEPINT_BNA_Pos (9U)
  12832. #define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
  12833. #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */
  12834. #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
  12835. #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
  12836. #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
  12837. #define USB_OTG_DIEPINT_BERR_Pos (12U)
  12838. #define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
  12839. #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */
  12840. #define USB_OTG_DIEPINT_NAK_Pos (13U)
  12841. #define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
  12842. #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */
  12843. /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
  12844. #define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
  12845. #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
  12846. #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */
  12847. #define USB_OTG_HCINTMSK_CHHM_Pos (1U)
  12848. #define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
  12849. #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */
  12850. #define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
  12851. #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
  12852. #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */
  12853. #define USB_OTG_HCINTMSK_STALLM_Pos (3U)
  12854. #define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
  12855. #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */
  12856. #define USB_OTG_HCINTMSK_NAKM_Pos (4U)
  12857. #define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
  12858. #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */
  12859. #define USB_OTG_HCINTMSK_ACKM_Pos (5U)
  12860. #define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
  12861. #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */
  12862. #define USB_OTG_HCINTMSK_NYET_Pos (6U)
  12863. #define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
  12864. #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */
  12865. #define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
  12866. #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
  12867. #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */
  12868. #define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
  12869. #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
  12870. #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */
  12871. #define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
  12872. #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
  12873. #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */
  12874. #define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
  12875. #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
  12876. #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */
  12877. /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
  12878. #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
  12879. #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  12880. #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
  12881. #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
  12882. #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  12883. #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */
  12884. #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
  12885. #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
  12886. #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */
  12887. /******************** Bit definition for USB_OTG_HCTSIZ register ********************/
  12888. #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
  12889. #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  12890. #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */
  12891. #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
  12892. #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  12893. #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */
  12894. #define USB_OTG_HCTSIZ_DOPING_Pos (31U)
  12895. #define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
  12896. #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */
  12897. #define USB_OTG_HCTSIZ_DPID_Pos (29U)
  12898. #define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
  12899. #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */
  12900. #define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
  12901. #define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
  12902. /******************** Bit definition for USB_OTG_DIEPDMA register ********************/
  12903. #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
  12904. #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
  12905. #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */
  12906. /******************** Bit definition for USB_OTG_HCDMA register ********************/
  12907. #define USB_OTG_HCDMA_DMAADDR_Pos (0U)
  12908. #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
  12909. #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */
  12910. /******************** Bit definition for USB_OTG_DTXFSTS register ********************/
  12911. #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
  12912. #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
  12913. #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
  12914. /******************** Bit definition for USB_OTG_DIEPTXF register ********************/
  12915. #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
  12916. #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
  12917. #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */
  12918. #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
  12919. #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
  12920. #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */
  12921. /******************** Bit definition for USB_OTG_DOEPCTL register ********************/
  12922. #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
  12923. #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
  12924. #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */
  12925. #define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
  12926. #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
  12927. #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */
  12928. #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
  12929. #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
  12930. #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */
  12931. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
  12932. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
  12933. #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
  12934. #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
  12935. #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
  12936. #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */
  12937. #define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
  12938. #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
  12939. #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */
  12940. #define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
  12941. #define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
  12942. #define USB_OTG_DOEPCTL_SNPM_Pos (20U)
  12943. #define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
  12944. #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */
  12945. #define USB_OTG_DOEPCTL_STALL_Pos (21U)
  12946. #define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
  12947. #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */
  12948. #define USB_OTG_DOEPCTL_CNAK_Pos (26U)
  12949. #define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
  12950. #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */
  12951. #define USB_OTG_DOEPCTL_SNAK_Pos (27U)
  12952. #define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
  12953. #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */
  12954. #define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
  12955. #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
  12956. #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */
  12957. #define USB_OTG_DOEPCTL_EPENA_Pos (31U)
  12958. #define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
  12959. #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */
  12960. /******************** Bit definition for USB_OTG_DOEPINT register ********************/
  12961. #define USB_OTG_DOEPINT_XFRC_Pos (0U)
  12962. #define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
  12963. #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */
  12964. #define USB_OTG_DOEPINT_EPDISD_Pos (1U)
  12965. #define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
  12966. #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
  12967. #define USB_OTG_DOEPINT_AHBERR_Pos (2U)
  12968. #define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */
  12969. #define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an OUT transaction */
  12970. #define USB_OTG_DOEPINT_STUP_Pos (3U)
  12971. #define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
  12972. #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */
  12973. #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
  12974. #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
  12975. #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */
  12976. #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
  12977. #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
  12978. #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */
  12979. #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
  12980. #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
  12981. #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */
  12982. #define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
  12983. #define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */
  12984. #define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk /*!< OUT packet error */
  12985. #define USB_OTG_DOEPINT_NAK_Pos (13U)
  12986. #define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */
  12987. #define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk /*!< NAK Packet is transmitted by the device */
  12988. #define USB_OTG_DOEPINT_NYET_Pos (14U)
  12989. #define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
  12990. #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */
  12991. #define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
  12992. #define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */
  12993. #define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk /*!< Setup Packet Received */
  12994. /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
  12995. #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
  12996. #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
  12997. #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
  12998. #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
  12999. #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
  13000. #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */
  13001. #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
  13002. #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
  13003. #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */
  13004. #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
  13005. #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
  13006. /******************** Bit definition for PCGCCTL register ********************/
  13007. #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
  13008. #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
  13009. #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */
  13010. #define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
  13011. #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
  13012. #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */
  13013. #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
  13014. #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
  13015. #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */
  13016. /* Legacy define */
  13017. /******************** Bit definition for OTG register ********************/
  13018. #define USB_OTG_CHNUM_Pos (0U)
  13019. #define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */
  13020. #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */
  13021. #define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */
  13022. #define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */
  13023. #define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */
  13024. #define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */
  13025. #define USB_OTG_BCNT_Pos (4U)
  13026. #define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */
  13027. #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */
  13028. #define USB_OTG_DPID_Pos (15U)
  13029. #define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) /*!< 0x00018000 */
  13030. #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */
  13031. #define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) /*!< 0x00008000 */
  13032. #define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) /*!< 0x00010000 */
  13033. #define USB_OTG_PKTSTS_Pos (17U)
  13034. #define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */
  13035. #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */
  13036. #define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */
  13037. #define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */
  13038. #define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */
  13039. #define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */
  13040. #define USB_OTG_EPNUM_Pos (0U)
  13041. #define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */
  13042. #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */
  13043. #define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */
  13044. #define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */
  13045. #define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */
  13046. #define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */
  13047. #define USB_OTG_FRMNUM_Pos (21U)
  13048. #define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */
  13049. #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */
  13050. #define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */
  13051. #define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */
  13052. #define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */
  13053. #define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */
  13054. /**
  13055. * @}
  13056. */
  13057. /**
  13058. * @}
  13059. */
  13060. /** @addtogroup Exported_macros
  13061. * @{
  13062. */
  13063. /******************************* ADC Instances ********************************/
  13064. #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
  13065. ((INSTANCE) == ADC2) || \
  13066. ((INSTANCE) == ADC3))
  13067. #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
  13068. #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
  13069. /******************************* CAN Instances ********************************/
  13070. #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
  13071. ((INSTANCE) == CAN2))
  13072. /******************************* CRC Instances ********************************/
  13073. #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
  13074. /******************************* DAC Instances ********************************/
  13075. #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
  13076. /******************************** DMA Instances *******************************/
  13077. #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
  13078. ((INSTANCE) == DMA1_Stream1) || \
  13079. ((INSTANCE) == DMA1_Stream2) || \
  13080. ((INSTANCE) == DMA1_Stream3) || \
  13081. ((INSTANCE) == DMA1_Stream4) || \
  13082. ((INSTANCE) == DMA1_Stream5) || \
  13083. ((INSTANCE) == DMA1_Stream6) || \
  13084. ((INSTANCE) == DMA1_Stream7) || \
  13085. ((INSTANCE) == DMA2_Stream0) || \
  13086. ((INSTANCE) == DMA2_Stream1) || \
  13087. ((INSTANCE) == DMA2_Stream2) || \
  13088. ((INSTANCE) == DMA2_Stream3) || \
  13089. ((INSTANCE) == DMA2_Stream4) || \
  13090. ((INSTANCE) == DMA2_Stream5) || \
  13091. ((INSTANCE) == DMA2_Stream6) || \
  13092. ((INSTANCE) == DMA2_Stream7))
  13093. /******************************* GPIO Instances *******************************/
  13094. #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
  13095. ((INSTANCE) == GPIOB) || \
  13096. ((INSTANCE) == GPIOC) || \
  13097. ((INSTANCE) == GPIOD) || \
  13098. ((INSTANCE) == GPIOE) || \
  13099. ((INSTANCE) == GPIOF) || \
  13100. ((INSTANCE) == GPIOG) || \
  13101. ((INSTANCE) == GPIOH) || \
  13102. ((INSTANCE) == GPIOI))
  13103. /******************************** I2C Instances *******************************/
  13104. #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
  13105. ((INSTANCE) == I2C2) || \
  13106. ((INSTANCE) == I2C3))
  13107. /******************************* SMBUS Instances ******************************/
  13108. #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
  13109. /******************************** I2S Instances *******************************/
  13110. #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
  13111. ((INSTANCE) == SPI3))
  13112. /*************************** I2S Extended Instances ***************************/
  13113. #define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
  13114. ((INSTANCE) == I2S3ext))
  13115. /* Legacy Defines */
  13116. #define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE
  13117. /******************************* RNG Instances ********************************/
  13118. #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
  13119. /****************************** RTC Instances *********************************/
  13120. #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
  13121. /******************************** SPI Instances *******************************/
  13122. #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
  13123. ((INSTANCE) == SPI2) || \
  13124. ((INSTANCE) == SPI3))
  13125. /****************** TIM Instances : All supported instances *******************/
  13126. #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13127. ((INSTANCE) == TIM2) || \
  13128. ((INSTANCE) == TIM3) || \
  13129. ((INSTANCE) == TIM4) || \
  13130. ((INSTANCE) == TIM5) || \
  13131. ((INSTANCE) == TIM6) || \
  13132. ((INSTANCE) == TIM7) || \
  13133. ((INSTANCE) == TIM8) || \
  13134. ((INSTANCE) == TIM9) || \
  13135. ((INSTANCE) == TIM10)|| \
  13136. ((INSTANCE) == TIM11)|| \
  13137. ((INSTANCE) == TIM12)|| \
  13138. ((INSTANCE) == TIM13)|| \
  13139. ((INSTANCE) == TIM14))
  13140. /************* TIM Instances : at least 1 capture/compare channel *************/
  13141. #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13142. ((INSTANCE) == TIM2) || \
  13143. ((INSTANCE) == TIM3) || \
  13144. ((INSTANCE) == TIM4) || \
  13145. ((INSTANCE) == TIM5) || \
  13146. ((INSTANCE) == TIM8) || \
  13147. ((INSTANCE) == TIM9) || \
  13148. ((INSTANCE) == TIM10) || \
  13149. ((INSTANCE) == TIM11) || \
  13150. ((INSTANCE) == TIM12) || \
  13151. ((INSTANCE) == TIM13) || \
  13152. ((INSTANCE) == TIM14))
  13153. /************ TIM Instances : at least 2 capture/compare channels *************/
  13154. #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13155. ((INSTANCE) == TIM2) || \
  13156. ((INSTANCE) == TIM3) || \
  13157. ((INSTANCE) == TIM4) || \
  13158. ((INSTANCE) == TIM5) || \
  13159. ((INSTANCE) == TIM8) || \
  13160. ((INSTANCE) == TIM9) || \
  13161. ((INSTANCE) == TIM12))
  13162. /************ TIM Instances : at least 3 capture/compare channels *************/
  13163. #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13164. ((INSTANCE) == TIM2) || \
  13165. ((INSTANCE) == TIM3) || \
  13166. ((INSTANCE) == TIM4) || \
  13167. ((INSTANCE) == TIM5) || \
  13168. ((INSTANCE) == TIM8))
  13169. /************ TIM Instances : at least 4 capture/compare channels *************/
  13170. #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13171. ((INSTANCE) == TIM2) || \
  13172. ((INSTANCE) == TIM3) || \
  13173. ((INSTANCE) == TIM4) || \
  13174. ((INSTANCE) == TIM5) || \
  13175. ((INSTANCE) == TIM8))
  13176. /******************** TIM Instances : Advanced-control timers *****************/
  13177. #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13178. ((INSTANCE) == TIM8))
  13179. /******************* TIM Instances : Timer input XOR function *****************/
  13180. #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13181. ((INSTANCE) == TIM2) || \
  13182. ((INSTANCE) == TIM3) || \
  13183. ((INSTANCE) == TIM4) || \
  13184. ((INSTANCE) == TIM5) || \
  13185. ((INSTANCE) == TIM8))
  13186. /****************** TIM Instances : DMA requests generation (UDE) *************/
  13187. #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13188. ((INSTANCE) == TIM2) || \
  13189. ((INSTANCE) == TIM3) || \
  13190. ((INSTANCE) == TIM4) || \
  13191. ((INSTANCE) == TIM5) || \
  13192. ((INSTANCE) == TIM6) || \
  13193. ((INSTANCE) == TIM7) || \
  13194. ((INSTANCE) == TIM8))
  13195. /************ TIM Instances : DMA requests generation (CCxDE) *****************/
  13196. #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13197. ((INSTANCE) == TIM2) || \
  13198. ((INSTANCE) == TIM3) || \
  13199. ((INSTANCE) == TIM4) || \
  13200. ((INSTANCE) == TIM5) || \
  13201. ((INSTANCE) == TIM8))
  13202. /************ TIM Instances : DMA requests generation (COMDE) *****************/
  13203. #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13204. ((INSTANCE) == TIM2) || \
  13205. ((INSTANCE) == TIM3) || \
  13206. ((INSTANCE) == TIM4) || \
  13207. ((INSTANCE) == TIM5) || \
  13208. ((INSTANCE) == TIM8))
  13209. /******************** TIM Instances : DMA burst feature ***********************/
  13210. #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13211. ((INSTANCE) == TIM2) || \
  13212. ((INSTANCE) == TIM3) || \
  13213. ((INSTANCE) == TIM4) || \
  13214. ((INSTANCE) == TIM5) || \
  13215. ((INSTANCE) == TIM8))
  13216. /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
  13217. #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13218. ((INSTANCE) == TIM2) || \
  13219. ((INSTANCE) == TIM3) || \
  13220. ((INSTANCE) == TIM4) || \
  13221. ((INSTANCE) == TIM5) || \
  13222. ((INSTANCE) == TIM6) || \
  13223. ((INSTANCE) == TIM7) || \
  13224. ((INSTANCE) == TIM8))
  13225. /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
  13226. #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13227. ((INSTANCE) == TIM2) || \
  13228. ((INSTANCE) == TIM3) || \
  13229. ((INSTANCE) == TIM4) || \
  13230. ((INSTANCE) == TIM5) || \
  13231. ((INSTANCE) == TIM8) || \
  13232. ((INSTANCE) == TIM9) || \
  13233. ((INSTANCE) == TIM12))
  13234. /****************** TIM Instances : supporting synchronization ****************/
  13235. #define IS_TIM_SYNCHRO_INSTANCE(INSTANCE) IS_TIM_MASTER_INSTANCE(INSTANCE)
  13236. /********************** TIM Instances : 32 bit Counter ************************/
  13237. #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
  13238. ((INSTANCE) == TIM5))
  13239. /***************** TIM Instances : external trigger input availabe ************/
  13240. #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13241. ((INSTANCE) == TIM2) || \
  13242. ((INSTANCE) == TIM3) || \
  13243. ((INSTANCE) == TIM4) || \
  13244. ((INSTANCE) == TIM5) || \
  13245. ((INSTANCE) == TIM8))
  13246. /****************** TIM Instances : remapping capability **********************/
  13247. #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
  13248. ((INSTANCE) == TIM5) || \
  13249. ((INSTANCE) == TIM11))
  13250. /******************* TIM Instances : output(s) available **********************/
  13251. #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
  13252. ((((INSTANCE) == TIM1) && \
  13253. (((CHANNEL) == TIM_CHANNEL_1) || \
  13254. ((CHANNEL) == TIM_CHANNEL_2) || \
  13255. ((CHANNEL) == TIM_CHANNEL_3) || \
  13256. ((CHANNEL) == TIM_CHANNEL_4))) \
  13257. || \
  13258. (((INSTANCE) == TIM2) && \
  13259. (((CHANNEL) == TIM_CHANNEL_1) || \
  13260. ((CHANNEL) == TIM_CHANNEL_2) || \
  13261. ((CHANNEL) == TIM_CHANNEL_3) || \
  13262. ((CHANNEL) == TIM_CHANNEL_4))) \
  13263. || \
  13264. (((INSTANCE) == TIM3) && \
  13265. (((CHANNEL) == TIM_CHANNEL_1) || \
  13266. ((CHANNEL) == TIM_CHANNEL_2) || \
  13267. ((CHANNEL) == TIM_CHANNEL_3) || \
  13268. ((CHANNEL) == TIM_CHANNEL_4))) \
  13269. || \
  13270. (((INSTANCE) == TIM4) && \
  13271. (((CHANNEL) == TIM_CHANNEL_1) || \
  13272. ((CHANNEL) == TIM_CHANNEL_2) || \
  13273. ((CHANNEL) == TIM_CHANNEL_3) || \
  13274. ((CHANNEL) == TIM_CHANNEL_4))) \
  13275. || \
  13276. (((INSTANCE) == TIM5) && \
  13277. (((CHANNEL) == TIM_CHANNEL_1) || \
  13278. ((CHANNEL) == TIM_CHANNEL_2) || \
  13279. ((CHANNEL) == TIM_CHANNEL_3) || \
  13280. ((CHANNEL) == TIM_CHANNEL_4))) \
  13281. || \
  13282. (((INSTANCE) == TIM8) && \
  13283. (((CHANNEL) == TIM_CHANNEL_1) || \
  13284. ((CHANNEL) == TIM_CHANNEL_2) || \
  13285. ((CHANNEL) == TIM_CHANNEL_3) || \
  13286. ((CHANNEL) == TIM_CHANNEL_4))) \
  13287. || \
  13288. (((INSTANCE) == TIM9) && \
  13289. (((CHANNEL) == TIM_CHANNEL_1) || \
  13290. ((CHANNEL) == TIM_CHANNEL_2))) \
  13291. || \
  13292. (((INSTANCE) == TIM10) && \
  13293. (((CHANNEL) == TIM_CHANNEL_1))) \
  13294. || \
  13295. (((INSTANCE) == TIM11) && \
  13296. (((CHANNEL) == TIM_CHANNEL_1))) \
  13297. || \
  13298. (((INSTANCE) == TIM12) && \
  13299. (((CHANNEL) == TIM_CHANNEL_1) || \
  13300. ((CHANNEL) == TIM_CHANNEL_2))) \
  13301. || \
  13302. (((INSTANCE) == TIM13) && \
  13303. (((CHANNEL) == TIM_CHANNEL_1))) \
  13304. || \
  13305. (((INSTANCE) == TIM14) && \
  13306. (((CHANNEL) == TIM_CHANNEL_1))))
  13307. /************ TIM Instances : complementary output(s) available ***************/
  13308. #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
  13309. ((((INSTANCE) == TIM1) && \
  13310. (((CHANNEL) == TIM_CHANNEL_1) || \
  13311. ((CHANNEL) == TIM_CHANNEL_2) || \
  13312. ((CHANNEL) == TIM_CHANNEL_3))) \
  13313. || \
  13314. (((INSTANCE) == TIM8) && \
  13315. (((CHANNEL) == TIM_CHANNEL_1) || \
  13316. ((CHANNEL) == TIM_CHANNEL_2) || \
  13317. ((CHANNEL) == TIM_CHANNEL_3))))
  13318. /****************** TIM Instances : supporting counting mode selection ********/
  13319. #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13320. ((INSTANCE) == TIM2) || \
  13321. ((INSTANCE) == TIM3) || \
  13322. ((INSTANCE) == TIM4) || \
  13323. ((INSTANCE) == TIM5) || \
  13324. ((INSTANCE) == TIM8))
  13325. /****************** TIM Instances : supporting clock division *****************/
  13326. #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13327. ((INSTANCE) == TIM2) || \
  13328. ((INSTANCE) == TIM3) || \
  13329. ((INSTANCE) == TIM4) || \
  13330. ((INSTANCE) == TIM5) || \
  13331. ((INSTANCE) == TIM8) || \
  13332. ((INSTANCE) == TIM9) || \
  13333. ((INSTANCE) == TIM10)|| \
  13334. ((INSTANCE) == TIM11)|| \
  13335. ((INSTANCE) == TIM12)|| \
  13336. ((INSTANCE) == TIM13)|| \
  13337. ((INSTANCE) == TIM14))
  13338. /****************** TIM Instances : supporting commutation event generation ***/
  13339. #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
  13340. ((INSTANCE) == TIM8))
  13341. /****************** TIM Instances : supporting OCxREF clear *******************/
  13342. #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13343. ((INSTANCE) == TIM2) || \
  13344. ((INSTANCE) == TIM3) || \
  13345. ((INSTANCE) == TIM4) || \
  13346. ((INSTANCE) == TIM5) || \
  13347. ((INSTANCE) == TIM8))
  13348. /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
  13349. #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13350. ((INSTANCE) == TIM2) || \
  13351. ((INSTANCE) == TIM3) || \
  13352. ((INSTANCE) == TIM4) || \
  13353. ((INSTANCE) == TIM5) || \
  13354. ((INSTANCE) == TIM8) || \
  13355. ((INSTANCE) == TIM9) || \
  13356. ((INSTANCE) == TIM12))
  13357. /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
  13358. #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13359. ((INSTANCE) == TIM2) || \
  13360. ((INSTANCE) == TIM3) || \
  13361. ((INSTANCE) == TIM4) || \
  13362. ((INSTANCE) == TIM5) || \
  13363. ((INSTANCE) == TIM8))
  13364. /****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/
  13365. #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13366. ((INSTANCE) == TIM2) || \
  13367. ((INSTANCE) == TIM3) || \
  13368. ((INSTANCE) == TIM4) || \
  13369. ((INSTANCE) == TIM5) || \
  13370. ((INSTANCE) == TIM8) || \
  13371. ((INSTANCE) == TIM9) || \
  13372. ((INSTANCE) == TIM12))
  13373. /********** TIM Instances : supporting internal trigger inputs(ITRX) *********/
  13374. #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13375. ((INSTANCE) == TIM2) || \
  13376. ((INSTANCE) == TIM3) || \
  13377. ((INSTANCE) == TIM4) || \
  13378. ((INSTANCE) == TIM5) || \
  13379. ((INSTANCE) == TIM8) || \
  13380. ((INSTANCE) == TIM9) || \
  13381. ((INSTANCE) == TIM12))
  13382. /****************** TIM Instances : supporting repetition counter *************/
  13383. #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13384. ((INSTANCE) == TIM8))
  13385. /****************** TIM Instances : supporting encoder interface **************/
  13386. #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13387. ((INSTANCE) == TIM2) || \
  13388. ((INSTANCE) == TIM3) || \
  13389. ((INSTANCE) == TIM4) || \
  13390. ((INSTANCE) == TIM5) || \
  13391. ((INSTANCE) == TIM8) || \
  13392. ((INSTANCE) == TIM9) || \
  13393. ((INSTANCE) == TIM12))
  13394. /****************** TIM Instances : supporting Hall sensor interface **********/
  13395. #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13396. ((INSTANCE) == TIM2) || \
  13397. ((INSTANCE) == TIM3) || \
  13398. ((INSTANCE) == TIM4) || \
  13399. ((INSTANCE) == TIM5) || \
  13400. ((INSTANCE) == TIM8))
  13401. /****************** TIM Instances : supporting the break function *************/
  13402. #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
  13403. ((INSTANCE) == TIM8))
  13404. /******************** USART Instances : Synchronous mode **********************/
  13405. #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13406. ((INSTANCE) == USART2) || \
  13407. ((INSTANCE) == USART3) || \
  13408. ((INSTANCE) == USART6))
  13409. /******************** UART Instances : Half-Duplex mode **********************/
  13410. #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13411. ((INSTANCE) == USART2) || \
  13412. ((INSTANCE) == USART3) || \
  13413. ((INSTANCE) == UART4) || \
  13414. ((INSTANCE) == UART5) || \
  13415. ((INSTANCE) == USART6))
  13416. /* Legacy defines */
  13417. #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
  13418. /****************** UART Instances : Hardware Flow control ********************/
  13419. #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13420. ((INSTANCE) == USART2) || \
  13421. ((INSTANCE) == USART3) || \
  13422. ((INSTANCE) == USART6))
  13423. /******************** UART Instances : LIN mode **********************/
  13424. #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
  13425. /********************* UART Instances : Smart card mode ***********************/
  13426. #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13427. ((INSTANCE) == USART2) || \
  13428. ((INSTANCE) == USART3) || \
  13429. ((INSTANCE) == USART6))
  13430. /*********************** UART Instances : IRDA mode ***************************/
  13431. #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
  13432. ((INSTANCE) == USART2) || \
  13433. ((INSTANCE) == USART3) || \
  13434. ((INSTANCE) == UART4) || \
  13435. ((INSTANCE) == UART5) || \
  13436. ((INSTANCE) == USART6))
  13437. /*********************** PCD Instances ****************************************/
  13438. #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
  13439. ((INSTANCE) == USB_OTG_HS))
  13440. /*********************** HCD Instances ****************************************/
  13441. #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
  13442. ((INSTANCE) == USB_OTG_HS))
  13443. /****************************** SDIO Instances ********************************/
  13444. #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
  13445. /****************************** IWDG Instances ********************************/
  13446. #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
  13447. /****************************** WWDG Instances ********************************/
  13448. #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
  13449. /****************************** USB Exported Constants ************************/
  13450. #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U
  13451. #define USB_OTG_FS_MAX_IN_ENDPOINTS 4U /* Including EP0 */
  13452. #define USB_OTG_FS_MAX_OUT_ENDPOINTS 4U /* Including EP0 */
  13453. #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
  13454. /*
  13455. * @brief Specific devices reset values definitions
  13456. */
  13457. #define RCC_PLLCFGR_RST_VALUE 0x24003010U
  13458. #define RCC_PLLI2SCFGR_RST_VALUE 0x20003000U
  13459. #define RCC_MAX_FREQUENCY 168000000U /*!< Max frequency of family in Hz*/
  13460. #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */
  13461. #define RCC_MAX_FREQUENCY_SCALE2 144000000U /*!< Maximum frequency for system clock at power scale2, in Hz */
  13462. #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */
  13463. #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */
  13464. #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */
  13465. #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */
  13466. #define RCC_PLLN_MIN_VALUE 50U
  13467. #define RCC_PLLN_MAX_VALUE 432U
  13468. #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */
  13469. #define FLASH_SCALE1_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */
  13470. #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */
  13471. #define FLASH_SCALE1_LATENCY4_FREQ 120000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */
  13472. #define FLASH_SCALE1_LATENCY5_FREQ 150000000U /*!< HCLK frequency to set FLASH latency 5 in power scale 1 */
  13473. #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */
  13474. #define FLASH_SCALE2_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */
  13475. #define FLASH_SCALE2_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 2 */
  13476. #define FLASH_SCALE2_LATENCY4_FREQ 12000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 2 */
  13477. #define USB_OTG_HS_HOST_MAX_CHANNEL_NBR 12U
  13478. #define USB_OTG_HS_MAX_IN_ENDPOINTS 6U /* Including EP0 */
  13479. #define USB_OTG_HS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */
  13480. #define USB_OTG_HS_TOTAL_FIFO_SIZE 4096U /* in Bytes */
  13481. /******************************************************************************/
  13482. /* For a painless codes migration between the STM32F4xx device product */
  13483. /* lines, the aliases defined below are put in place to overcome the */
  13484. /* differences in the interrupt handlers and IRQn definitions. */
  13485. /* No need to update developed interrupt code when moving across */
  13486. /* product lines within the same STM32F4 Family */
  13487. /******************************************************************************/
  13488. /* Aliases for __IRQn */
  13489. #define FMC_IRQn FSMC_IRQn
  13490. /* Aliases for __IRQHandler */
  13491. #define FMC_IRQHandler FSMC_IRQHandler
  13492. /**
  13493. * @}
  13494. */
  13495. /**
  13496. * @}
  13497. */
  13498. /**
  13499. * @}
  13500. */
  13501. #ifdef __cplusplus
  13502. }
  13503. #endif /* __cplusplus */
  13504. #endif /* __STM32F405xx_H */
  13505. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/